1-4 Cell Li+ Battery SMBus Charge Controller with N-Channel Reverse Blocking MOSFET Gate Driver and Advanced Circuit Protection

Check for Samples: bq24726

FEATURES

- **SMBus Host-Controlled NMOS-NMOS Synchronous Buck Converter with Programmable 615kHz, 750kHz, and 885kHz Switching Frequency**
- **Internal Charge Pump Driving Reverse Blocking MOSFET (RBFET)**
- **Real Time System Control on ILIM pin to Limit Charge Current**
- **Enhanced Safety Features for Over Voltage Protection, Over Current Protection, Battery, Inductor, and MOSFET Short Circuit Protection**
- **Programmable Input Current, Charge Voltage, Charge Current Limits**
  - **±0.5% Charge Voltage Accuracy up to 19.2V**
  - **±3% Charge Current Accuracy up to 8.128A**
  - **±3% Input Current Accuracy up to 8.064A**
  - **±2% 20x Adapter Current or Charge Current Amplifier Output Accuracy**
- **Programmable Adapter Detection and Indicator**
- **Integrated Soft Start**
- **Integrated Loop Compensation**
- **AC Adapter Operating Range 5V-24V**
- **15µA Off-State Battery Discharge Current**
- **20-pin 3.5 x 3.5 mm^2 QFN Package**

APPLICATIONS

- **Portable Notebook Computers, UMPC, Ultra-Thin Notebook, and Netbook**
- **Personal Digital Assistant**
- **Handheld Terminal**
- **Industrial and Medical Equipment**
- **Portable Equipment**

DESCRIPTION

The bq24726 is a high-efficiency, synchronous battery charger, offering low component count for space-constraint, multi-chemistry battery charging applications.

The bq24726 utilize charge pump to drive n-channel RBFET to improve system efficiency.

SMBus controlled input current, charge current, and charge voltage DACs allow for high regulation accuracies that can be programmed by the system power management micro-controller.

The bq24726 uses internal input current register or external ILIM pin to throttle down PWM modulation to reduce the charge current.

The bq24726 provides an $\overline{\text{IFAULT}}$ output to alarm if any MOSFET fault or input over current occurs. This alarm output allows users to turn off input power selectors when the fault occurs.

The bq24726 charges one, two, three or four series Li+ cells, and is available in a 20-pin, 3.5 x 3.5 mm^2 QFN package.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DEVICE INFORMATION

F_s = 750kHz, I_{adpt} = 4.096A, I_{chrg} = 2.944A, I_{lim} = 4A, V_{chrg} = 12.592V, 90W adapter and 3S2P battery pack

See the application information about negative output voltage protection for hard shorts on battery to ground or battery reverse connection.

Figure 1. Typical System Schematic

ORDERING INFORMATION

PART NUMBER	IC MARKING	PACKAGE	ORDERING NUMBER (Tape and Reel)	QUANTITY
bq24726	BQ726	20-PIN 3.5 x 3.5mm^2 QFN	bq24726RGRR	3000
			bq24726RGRT	250

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)[1] [2]

		VALUE	UNIT
Voltage range	SRN, SRP, ACN, ACP, CMSRC, VCC	–0.3 to 30	V
	PHASE	–2 to 30	
	ACDET, SDA, SCL, LODRV, REGN, IOUT, ILIM, ACOK, $\overline{\text{IFAULT}}$	–0.3 to 7	
	BTST, HIDRV, ACDRV	–0.3 to 36	
Maximum difference voltage	SRP–SRN, ACP–ACN	–0.5 to 0.5	
Junction temperature range, T_J		–40 to 155	°C
Storage temperature range, T_{stg}		–55 to 155	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND if not specified. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the data book for thermal limitations and considerations of packages.

THERMAL INFORMATION

	THERMAL METRIC[1]	bq24726 RGR 20 PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance[2]	46.8	°C/W
ψ_{JT}	Junction-to-top characterization parameter[3]	0.6	
ψ_{JB}	Junction-to-board characterization parameter[4]	15.3	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).

(4) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Voltage range	SRN, SRP, ACN, ACP, CMSRC, VCC	0		24	V
	PHASE	-2		24	
	ACDET, SDA, SCL, LODRV, REGN, IOUT, ILIM, ACOK, $\overline{\text{IFAULT}}$	0		6.5	
	BTST, HIDRV, ACDRV	0		30	
Maximum difference voltage	SRP–SRN, ACP–ACN	–0.2		0.2	V
Junction temperature range, T_J		0		125	°C
Storage temperature range, T_{stg}		–55		150	°C

ELECTRICAL CHARACTERISTICS

$4.5\ V \leq V_{(VCC)} \leq 24\ V$, $0°C \leq T_J \leq 125°C$, typical values are at $T_A = 25°C$, with respect to GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING CONDITIONS						
V_{VCC_OP}	VCC Input voltage operating range		4.5		24	V
CHARGE VOLTAGE REGULATION						
$V_{BAT\_REG\_RNG}$	BAT voltage regulation range		1.024		19.2	V
$V_{BAT\_REG\_ACC}$	Charge Voltage Regulation Accuracy	ChargeVoltage() = 0x41A0H	16.716	16.8	16.884	V
			-0.5%		0.5%	
		ChargeVoltage() = 0x3130H	12.529	12.592	12.655	V
			−0.5%		0.5%	
		ChargeVoltage() = 0x20D0H	8.35	8.4	8.45	V
			−0.6%		0.6%	
		ChargeVoltage() = 0x1060H	4.163	4.192	4.221	V
			−0.7%		0.7%	
CHARGE CURRENT REGULATION						
$V_{IREG\_CHG\_RNG}$	Charge Current Regulation Differential Voltage Range	$V_{IREG\_CHG} = V_{SRP} - V_{SRN}$	0		81.28	mV
$I_{CHRG\_REG\_ACC}$	Charge Current Regulation Accuracy 10mΩ current sensing resistor	ChargeCurrent() = 0x1000H	3973	4096	4219	mA
			−3%		3%	
		ChargeCurrent() = 0x0800H	1946	2048	2150	mA
			−5%		5%	
		ChargeCurrent() = 0x0200H	410	512	614	mA
			−20%		20%	
		ChargeCurrent() = 0x0100H	172	256	340	mA
			−33%		33%	
		ChargeCurrent() = 0x0080H	64	128	192	mA
			−50%		50%	
INPUT CURRENT REGULATION						
$V_{IREG\_DPM\_RNG}$	Input current regulation differential voltage range	$V_{IREG\_DPM} = V_{ACP} - V_{ACN}$	0		80.64	mV
$I_{DPM\_REG\_ACC}$	Input current regulation accuracy 10mΩ current sensing resistor	InputCurrent() = 0x1000H	3973	4096	4219	mA
			−3%		3%	
		InputCurrent() = 0x0800H	1946	2048	2150	mA
			−5%		5%	
		InputCurrent() = 0x0400H	870	1024	1178	mA
			−15%		15%	
		InputCurrent() = 0x0200H	384	512	640	mA
			−25%		25%	
INPUT CURRENT OR CHARGE CURRENT SENSE AMPLIFIER						
V_{ACP/N_OP}	Input common mode range	Voltage on ACP/ACN	4.5		24	V
V_{SRP/N_OP}	Output Common Mode Range	Voltage on SRP/SRN	0		19.2	V
V_{IOUT}	IOUT Output Voltage Range		0		1.6	V
I_{IOUT}	IOUT Output Current		0		1	mA
A_{IOUT}	Current Sense Amplifier Gain	$V_{(ICOUT)}/V_{(SRP-SRN)}$ or $V_{(ACP-ACN)}$		20		V/V
V_{IOUT_ACC}	Current Sense Output Accuracy	$V_{(SRP-SRN)}$ or $V_{(ACP-ACN)} = 40.96mV$	−2%		2%	
		$V_{(SRP-SRN)}$ or $V_{(ACP-ACN)} = 20.48mV$	−4%		4%	
		$V_{(SRP-SRN)}$ or $V_{(ACP-ACN)} = 10.24mV$	−15%		15%	
		$V_{(SRP-SRN)}$ or $V_{(ACP-ACN)} = 5.12mV$	−20%		20%	
		$V_{(SRP-SRN)}$ or $V_{(ACP-ACN)} = 2.56mV$	−33%		33%	
		$V_{(SRP-SRN)}$ or $V_{(ACP-ACN)} = 1.28mV$	−50%		50%	
C_{IOUT_MAX}	Maximum Output Load Capacitance	For stability with 0 to 1mA load			100	pF

ELECTRICAL CHARACTERISTICS (continued)

$4.5\ V \le V_{(VCC)} \le 24\ V$, $0°C \le T_J \le 125°C$, typical values are at $T_A = 25°C$, with respect to GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
REGN REGULATOR						
V_{REGN_REG}	REGN regulator voltage	$V_{VCC} > 6.5V$, $V_{ACDET} > 0.6V$ (0-55mA load)	5.5	6	6.5	V
I_{REGN_LIM}	REGN current limit	$V_{REGN} = 0V$, $V_{VCC} > UVLO$ charge enabled and not in TSHUT	65	80		mA
		$V_{REGN} = 0V$, $V_{VCC} > UVLO$ charge disabled or in TSHUT	7	16		
C_{REGN}	REGN Output Capacitor Required for Stability	$I_{LOAD} = 100μA$ to 65mA		1		μF
INPUT UNDERVOLTAGE LOCK-OUT COMPARATOR (UVLO)						
UVLO	AC Under-voltage rising threshold	V_{VCC} rising	3.5	3.75	4	V
	AC Under-voltage hysteresis, falling	V_{VCC} falling		340		mV
FAST DPM COMPARATOR (FAST_DPM)						
V_{FAST_DPM}	Fast DPM comparator stop charging rising threshold with respect to input current limit, voltage across input sense resistor rising edge (specified by design)			108%		
QUIESCENT CURRENT						
I_{BAT}	Total battery leakage current to $I_{SRP} + I_{SRN} + I_{PHASE} + I_{VCC} + I_{ACP} + I_{ACN}$	$V_{VCC} < V_{BAT} = 16.8V$, $T_J = 0$ to 85°C			15	μA
$I_{STANDBY}$	Standby quiescent current, $I_{VCC} + I_{ACP} + I_{ACN}$	$V_{VCC} > UVLO$, $V_{ACDET} > 0.6V$, charge disabled, $T_J = 0$ to 85°C		0.5	1	mA
I_{AC_NOSW}	Adapter bias current during charge, $I_{VCC} + I_{ACP} + I_{ACN}$	$V_{VCC} > UVLO$, $2.4V < V_{ACDET} < 3.15V$, charge enabled, no switching, $T_J = 0$ to 85°C		1.5	3	mA
I_{AC_SW}	Adapter bias current during charge, $I_{VCC} + I_{ACP} + I_{ACN}$	$V_{VCC} > UVLO$, $2.4V < V_{ACDET} < 3.15V$, charge enabled, switching, MOSFET Sis412DN		10		mA
ACOK COMPARATOR						
V_{ACOK_RISE}	ACOK rising threshold	$V_{VCC} > V_{UVLO}$, V_{ACDET} rising	2.376	2.4	2.424	V
$V_{ACOK\_FALL\_HYS}$	ACOK falling hysteresis	$V_{VCC} > V_{UVLO}$, V_{ACDET} falling	35	55	75	mV
$t_{ACOK\_RISE\_DEG}$	ACOK rising deglitch (Specified by design)	$V_{VCC} > V_{UVLO}$, V_{ACDET} rising above 2.4V, ChargeOption() bit [15] = 0 (default)	0.9	1.3	1.7	s
		$V_{VCC} > V_{UVLO}$, V_{ACDET} rising above 2.4V, ChargeOption() bit [15] = 1		10	50	μs
V_{WAKEUP_RISE}	WAKEUP detect rising threshold	$V_{VCC} > V_{UVLO}$, V_{ACDET} rising		0.57	0.8	V
V_{WAKEUP_FALL}	WAKEUP detect falling threshold	$V_{VCC} > V_{UVLO}$, V_{ACDET} falling	0.3	0.51		V
VCC to SRN COMPARATOR (VCC_SRN)						
$V_{VCC-SRN\_FALL}$	VCC-SRN falling threshold	V_{VCC} falling towards V_{SRN}	70	125	180	mV
$V_{VCC-SRN\_RHYS}$	VCC-SRN rising hysteresis	V_{VCC} rising above V_{SRN}	70	120	170	mV
CMSRC to SRN COMPARATOR (CMSRC_SRN)						
V_{CS-SRN_RISE}	CMSRC to SRN rising threshold	V_{CMSRC} rising above V_{SRN}	300	390	480	mV
V_{CS-SRN_FHYS}	CMSRC to SRN falling hysteresis	V_{CMSRC} falling towards V_{SRN}	180	240	300	mV
HIGH SIDE IFAULT COMPARATOR (IFAULT_HI)[1]						
$V_{IFAULT\_HI\_RISE}$	ACP to PHASE rising threshold	ChargeOption() bit [8:7] = 00	200	300	450	mV
		ChargeOption() bit [8:7] = 01	330	500	700	
		ChargeOption() bit [8:7] = 10 (default)	450	700	1000	
		ChargeOption() bit [8:7] = 11	600	900	1250	
LOW SIDE IFAULT COMPARATOR (IFAULT_LOW)						
$V_{IFAULT\_LOW\_RISE}$	PHASE to GND rising threshold		40	110	160	mV
INPUT OVER-VOLTAGE COMPARATOR (ACOV)						
V_{ACOV}	ACDET over-voltage rising threshold	V_{ACDET} rising	3.05	3.15	3.25	V
V_{ACOV_HYS}	ACDET over-voltage falling hysteresis	V_{ACDET} falling	50	75	100	mV

(1) User can adjust threshold via SMBus ChargeOption() REG0x12.

ELECTRICAL CHARACTERISTICS (continued)

4.5 V ≤ V$_{(VCC)}$ ≤ 24 V, 0°C ≤ T$_J$ ≤ 125°C, typical values are at T$_A$ = 25°C, with respect to GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT OVER-CURRENT COMPARATOR (ACOC)[2]						
V$_{ACOC}$	Adapter over-current rising threshold with respect to input current limit, voltage across input sense resistor rising edge	ChargeOption() bit [2:1] = 01	120%	133%	145%	
		ChargeOption() bit [2:1] = 10 (default)	150%	166%	180%	
		ChargeOption() bit [2:1] = 11	200%	222%	240%	
V$_{ACOC\_min}$	Min ACOC threshold clamp voltage	ChargeOption() Bit [2:1] = 01 (133%), InputCurrent () = 0x0400H (10.24mV)	40	45	50	mV
V$_{ACOC\_max}$	Max ACOC threshold clamp voltage	ChargeOption() Bit [2:1] = 11 (222%), InputCurrent () = 0x1F80H (80.64mV)	140	150	160	mV
t$_{ACOC\_DEG}$	ACOC deglitch time (specified by design)	Voltage across input sense resistor rising to disable charge	1.7	2.5	3.3	ms
BAT OVER-VOLTAGE COMPARATOR (BAT_OVP)						
V$_{OVP\_RISE}$	Over-voltage rising threshold as percentage of V$_{BAT\_REG}$	V$_{SRN}$ rising	103%	104%	106%	
V$_{OVP\_FALL}$	Over-voltage falling threshold as percentage of V$_{BAT\_REG}$	V$_{SRN}$ falling		102%		
CHARGE OVERCURRENT COMPARATOR (CHG_OCP)						
V$_{OCP}$	Charge over current rising threshold, measure voltage drop across current sensing resistor	ChargeCurrent()=0x0xxxH	54	60	66	mV
		ChargeCurrent()=0x1000H – 0x17C0H	80	90	100	
		ChargeCurrent()=0x1800 H– 0x1FC0H	110	120	130	
CHARGE UNDER-CURRENT COMPARATOR (CHG_UCP)						
V$_{UCP\_FALL}$	Charge undercurrent falling threshold	V$_{SRP}$ falling towards V$_{SRN}$	1	5	9	mV
LIGHT LOAD COMPARATOR (LIGHT_LOAD)						
V$_{LL\_FALL}$	Light load falling threshold	Measure voltage drop across current sensing resistor		1.25		mV
V$_{LL\_RISE\_HYST}$	Light load rising hysteresis	Measure voltage drop across current sensing resistor		1.25		mV
BATTERY LOWV COMPARATOR (BAT_LOWV)						
V$_{BATLV\_FALL}$	Battery LOWV falling threshold	V$_{SRN}$ falling	2.4	2.5	2.6	V
V$_{BATLV\_RHYST}$	Battery LOWV rising hysteresis	V$_{SRN}$ rising		200		mV
I$_{BATLV}$	Battery LOWV charge current limit	10 mΩ current sensing resistor		0.5		A
THERMAL SHUTDOWN COMPARATOR (TSHUT)						
T$_{SHUT}$	Thermal shutdown rising temperature	Temperature rising		155		°C
T$_{SHUT\_HYS}$	Thermal shutdown hysteresis, falling	Temperature falling		20		°C
ILIM COMPARATOR						
V$_{ILIM\_FALL}$	ILIM as CE falling threshold	V$_{ILIM}$ falling	60	75	90	mV
V$_{ILIM\_RISE}$	ILIM as CE rising threshold	V$_{ILIM}$ rising	90	105	120	mV
LOGIC INPUT (SDA, SCL)						
V$_{IN\_LO}$	Input low threshold				0.8	V
V$_{IN\_HI}$	Input high threshold		2.1			V
I$_{IN\_LEAK}$	Input bias current	V = 7 V	−1		1	μA
LOGIC OUTPUT OPEN DRAIN (ACOK, SDA, IFAULT)						
V$_{OUT\_LO}$	Output saturation voltage	5 mA drain current			500	mV
I$_{OUT\_LEAK}$	Leakage current	V = 7 V	−1		1	μA
ANALOG INPUT (ACDET, ILIM)						
I$_{IN\_LEAK}$	Input bias current	V = 7 V	−1		1	μA
PWM OSCILLATOR						
F$_{SW}$	PWM switching frequency	ChargeOption () bit [9] = 0 (Default)	600	750	900	kHz
F$_{SW+}$	PWM increase frequency	ChargeOption() bit [10:9] = 11	665	885	1100	kHz
F$_{SW–}$	PWM decrease frequency	ChargeOption() bit [10:9] = 01	465	615	765	kHz

(2) User can adjust threshold via SMBus ChargeOption() REG0x12.

ELECTRICAL CHARACTERISTICS (continued)

$4.5\ V \le V_{(VCC)} \le 24\ V$, $0°C \le T_J \le 125°C$, typical values are at $T_A = 25°C$, with respect to GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
RBFET GATE DRIVER (ACDRV)						
I_{RBFET}	ACDRV charge pump current limit		40	60		µA
V_{RBFET}	Gate drive voltage on RBFET	$V_{ACDRV}-V_{CMSRC}$ when $V_{VCC}>$ UVLO	5.5	6.1	6.5	V
R_{ACDRV_LOAD}	Minimum load resistance between ACDRV and CMSRC		500			kΩ
R_{ACDRV_OFF}	ACDRV turn-off resistance	I = 30µA	5	6.2	7.4	kΩ
V_{ACFET_LOW}	Stop charging when Vgs voltage is low (specified by design)			5.9		V
PWM HIGH SIDE DRIVER (HIDRV)						
$R_{DS\_HI\_ON}$	High side driver (HSD) turn-on resistance	$V_{BTST} - V_{PH} = 5.5$ V, I = 10mA		12	20	Ω
$R_{DS\_HI\_OFF}$	High side driver turn-off resistance	$V_{BTST} - V_{PH} = 5.5$ V, I = 10mA		0.65	1.3	Ω
$V_{BTST\_REFRESH}$	Bootstrap refresh comparator threshold voltage	$V_{BTST} - V_{PH}$ when low side refresh pulse is requested	3.85	4.3	4.7	V
PWM LOW SIDE DRIVER (LODRV)						
$R_{DS\_LO\_ON}$	Low side driver (LSD) turn-on resistance	$V_{REGN} = 6$ V, I = 10 mA		15	25	Ω
$R_{DS\_LO\_OFF}$	Low side driver turn-off resistance	$V_{REGN} = 6$ V, I = 10 mA		0.9	1.4	Ω
PWM DRIVER TIMING						
t_{LOW_HIGH}	Driver dead time from low side to high side			20		ns
t_{HIGH_LOW}	Driver dead time from high side to low side			20		ns
INTERNAL SOFT START						
I_{STEP}	Soft start current step	In CCM mode 10mΩ current sensing resistor		64		mA
t_{STEP}	Soft start current step time	In CCM mode 10mΩ current sensing resistor		240		µs
SMBus TIMING CHARACTERISTICS						
t_R	SCLK/SDATA rise time				1	µs
t_F	SCLK/SDATA fall time				300	ns
$t_{W(H)}$	SCLK pulse width high		4		50	µs
$t_{W(L)}$	SCLK Pulse Width Low		4.7			µs
$t_{SU(STA)}$	Setup time for START condition		4.7			µs
$t_{H(STA)}$	START condition hold time after which first clock pulse is generated		4			µs
$t_{SU(DAT)}$	Data setup time		250			ns
$t_{H(DAT)}$	Data hold time		300			ns
$t_{SU(STOP)}$	Setup time for STOP condition		4			µs
$t_{(BUF)}$	Bus free time between START and STOP condition		4.7			µs
$F_{S(CL)}$	Clock Frequency		10		100	kHz
HOST COMMUNICATION FAILURE						
$t_{timeout}$	SMBus bus release timeout[3]		25		35	ms
t_{BOOT}	Deglitch for watchdog reset signal		10			ms
t_{WDI}	Watchdog timeout period, ChargeOption() bit [14:13] = 01[4]		35	44	53	s
t_{WDI}	Watchdog timeout period, ChargeOption() bit [14:13] = 10[4]		70	88	105	s
t_{WDI}	Watchdog timeout period, ChargeOption() bit [14:13] = 11[4] (default)		140	175	210	s

(3) Devices participating in a transfer will timeout when any clock low exceeds the 25ms minimum timeout period. Devices that have detected a timeout condition must reset the communication no later than the 35ms maximum timeout period. Both a master and a slave must adhere to the maximum value specified as it incorporates the cumulative stretch limit for both a master (10ms) and a slave (25ms).
(4) User can adjust threshold via SMBus ChargeOption() REG0x12.

Figure 2. SMBus Communication Timing Waveforms

TYPICAL CHARACTERISTICS

Table 1. Table of Graphs

	FIGURE NO.
VCC, ACDET, REGN and ACOK Power up	Figure 3
Charge Enable by ILIM	Figure 4
Current Soft-start	Figure 5
Charge Disable by ILIM	Figure 6
Continuous Conduction Mode Switching Waveforms	Figure 7
Cycle-by-Cycle Synchronous to Non-synchronous	Figure 8
100% Duty and Refresh Pulse	Figure 9
System Load Transient (Input DPM)	Figure 10
Battery Insertion	Figure 11
Battery to Ground Short Protection	Figure 12
Battery to Ground Short Transition	Figure 13
Efficiency vs Output Current	Figure 14

CH1: VCC, 10V/div, CH2: ACDET, 2V/div, CH3: ACOK, 5V/div,
CH4: REGN, 5V/div, 200ms/div

**Figure 3. VCC, ACDET, REGN and ACOK Power Up**

CH2: ILIM, 1V/div, CH4: inductor current, 1A/div, 10ms/div

Figure 4. Charge Enable by ILIM

CH1: PHASE, 10V/div, CH2: Vin, 10V/div, CH3: LODRV, 5V/div,
CH4: inductor current, 2A/div, 2ms/div

Figure 5. Current Soft-Start

CH2: ILIM, 1V/div, CH4: inductor current, 1A/div, 4us/div

Figure 6. Charge Disable by ILIM

Submit Documentation Feedback   9

CH1: HIDRV, 10V/div, CH2: LODRV, 5V/div, CH3: PHASE, 10V/div, CH4: inductor current, 2A/div, 400ns/div

**Figure 7. Continuous Conduction Mode Switching Waveforms**

CH1: HIDRV, 10V/div, CH2: LODRV, 5V/div, CH3: PHASE, 10V/div, CH4: inductor current, 1A/div, 400ns/div

**Figure 8. Cycle-by-Cycle Synchronous to Non-synchronous**

CH1: PHASE, 10V/div, CH2: LODRV, 5V/div, CH4: inductor current, 2A/div, 4us/div

Figure 9. 100% Duty and Refresh Pulse

CH2: battery current, 2A/div, CH3: adapter current, 2A/div, CH4: system load current, 2A/div, 100us/div

**Figure 10. System Load Transient (Input DPM)**

CH1: PHASE, 20V/div, CH2: battery voltage, 5V/div, CH3: LODRV, 10V/div, CH4: inductor current, 2A/div, 400us/div

Figure 11. Battery Insertion

CH1: PHASE, 20V/div, CH2: LODRV, 10V/div, CH3: battery voltage, 5V/div, CH4: inductor current, 2A/div, 2ms/div

Figure 12. Battery to Ground Short Protection

Product Folder Link(s) :*bq24726*

CH1: PHASE, 20V/div, CH2: LODRV, 10V/div, CH3: battery voltage,
5V/div, CH4: inductor current, 2A/div, 4us/div

Figure 13. Battery to Ground Short Transition

Figure 14. Efficiency vs Output Current

PIN FUNCTIONS – 20-PIN QFN

PIN NO.	PIN NAME	DESCRIPTION
1	ACN	Input current sense resistor negative input. Place an optional 0.1 µF ceramic capacitor from ACN to GND for common-mode filtering. Place a 0.1µF ceramic capacitor from ACN to ACP to provide differential mode filtering.
2	ACP	Input current sense resistor positive input. Place a 0.1µF ceramic capacitor from ACP to GND for common-mode filtering. Place a 0.1 µF ceramic capacitor from ACN to ACP to provide differential-mode filtering.
3	CMSRC	ACDRV charge pump source input. Place a 4kΩ resistor from CMSRC to the reverse-blocking n-channel MOSFET REFET (Q2) source and parallel with a diode with cathode connect to CMSRC pin.
4	ACDRV	Charge pump output to drive reverse-blocking n-channel MOSFET (RBFET). ACDRV voltage is 6V above CMSRC when voltage on ACDET pin is above 0.6V, voltage on VCC pin is above UVLO and voltage on CMSRC pin is 390mV above voltage on SRN pin so that ACFET is turned on forward bias RBFET body diode. Place a 4kΩ resistor from ACDRV to the gate of RBFET limits the in-rush current on ACDRV pin.
5	ACOK	AC adapter detect open drain output. It is pulled HIGH to external pull-up supply rail by external pull-up resistor when voltage on ACDET pin is between 2.4V and 3.15V, voltage on VCC pin is above UVLO and voltage on VCC pin is 245mV above voltage on SRN pin, indicating a valid adapter is present to start charge. If any one of the above conditions can not meet, it is pulled LOW to GND by internal MOSFET. Connect a 10kΩ pull up resistor from ACOK pin to the pull-up supply rail.
6	ACDET	Adapter detection input. Program adapter valid input threshold by connecting a resistor divider from adapter input to ACDET pin to GND pin. When ACDET pin is above 0.6V and VCC above UVLO, REGN LDO is present, ACOK comparator and IOUT are both active.
7	IOUT	Buffered adapter or charge current output, selectable with SMBus command ChargeOption(). IOUT voltage is 20 times the differential voltage across sense resistor. Place a 100pF or less ceramic decoupling capacitor from IOUT pin to GND.
8	SDA	SMBus open-drain data I/O. Connect to SMBus data line from the host controller or smart battery. Connect a 10kΩ pull-up resistor according to SMBus specifications.
9	SCL	SMBus open-drain clock input. Connect to SMBus clock line from the host controller or smart battery. Connect a 10kΩ pull-up resistor according to SMBus specifications.
10	ILIM	Charge current limit input. Program ILIM voltage by connecting a resistor divider from system reference 3.3V rail to ILIM pin to GND pin. The lower of ILIM voltage or DAC limit voltage sets charge current regulation limit. To disable the control on ILIM, set ILIM above 1.6V. Once voltage on ILIM pin falls below 75mV, charge is disabled. Charge is enabled when ILIM pin rises above 105mV.
11	IFAULT̄	Open-drain output, it is pulled LOW by internal MOSFET when ACOC or short circuit is detected. It is pulled HIGH to external pull-up supply rail by external pull-up resistor in normal condition.
12	SRN	Charge current sense resistor negative input. SRN pin is for battery voltage sensing as well. Connect the SRN pin to a 7.5Ω resistor first then from resistor another terminal connect a 0.1µF ceramic capacitor to GND for common-mode filtering and connect to current sensing resistor. Connect a 0.1µF ceramic capacitor between current sensing resistor to provide differential mode filtering. See the application information about negative output voltage protection for hard shorts on battery to ground or battery reverse connection by adding small resistor.

PIN FUNCTIONS – 20-PIN QFN (continued)

| PIN		DESCRIPTION
NO.	NAME	
13	SRP	Charge current sense resistor positive input. Connect SRP pin to a 10Ω resistor first then from resistor another terminal connect to current sensing resistor. Connect a 0.1μF ceramic capacitor between current sensing resistor to provide differential mode filtering. See application information about negative output voltage protection for hard shorts on battery to ground or battery reverse connection by adding small resistor.
14	GND	IC ground. On PCB layout, connect to analog ground plane, and only connect to power ground plane through the power pad underneath IC.
15	LODRV	Low side power MOSFET driver output. Connect to low side n-channel MOSFET gate.
16	REGN	Linear regulator output. REGN is the output of the 6V linear regulator supplied from VCC. The LDO is active when voltage on ACDET pin is above 0.6V and voltage on VCC is above UVLO. Connect a 1μF ceramic capacitor from REGN to GND.
17	BTST	High side power MOSFET driver power supply. Connect a 0.047μF capacitor from BTST to PHASE, and a bootstrap Schottky diode from REGN to BTST.
18	HIDRV	High side power MOSFET driver output. Connect to the high side n-channel MOSFET gate.
19	PHASE	High side power MOSFET driver source. Connect to the source of the high side n-channel MOSFET.
20	VCC	Input supply, diode OR from adapter or battery voltage. Use 10Ω resistor and 1μF capacitor to ground as low pass filter to limit inrush current.
PowerPAD™		Exposed pad beneath the IC. Analog ground and power ground star-connected only at the PowerPad plane. Always solder PowerPAD to the board, and have vias on the PowerPAD plane connecting to analog ground and power ground planes. It also serves as a thermal pad to dissipate the heat.

FUNCTIONAL BLOCK DIAGRAM

Figure 15. Functional Block Diagram for bq24726

Product Folder Link(s) :bq24726

DETAILED DESCRIPTION

SMBus Interface

The bq24726 operates as a slave, receiving control inputs from the embedded controller host through the SMBus interface. The bq24726 uses a simplified subset of the commands documented in System Management Bus Specification V1.1, which can be downloaded from www.smbus.org. The bq24726 uses the SMBus Read-Word and Write-Word protocols (see Figure 16) to communicate with the smart battery. The bq24726 performs only as a SMBus slave device with address 0b00010010 (0x12H) and does not initiate communication on the bus. In addition, the bq24726 has two identification registers a 16-bit device ID register (0xFFH) and a 16-bit manufacturer ID register (0xFEH).

SMBus communication is enabled with the following conditions:

- V_{VCC} is above UVLO;
- V_{ACDET} is above 0.6V;

The data (SDA) and clock (SCL) pins have Schmitt-trigger inputs that can accommodate slow edges. Choose pull-up resistors (10kΩ) for SDA and SCL to achieve rise times according to the SMBus specifications. Communication starts when the master signals a START condition, which is a high-to-low transition on SDA, while SCL is high. When the master has finished communicating, the master issues a STOP condition, which is a low-to-high transition on SDA, while SCL is high. The bus is then free for another transmission. Figure 17 and Figure 18 show the timing diagram for signals on the SMBus interface. The address byte, command byte, and data bytes are transmitted between the START and STOP conditions. The SDA state changes only while SCL is low, except for the START and STOP conditions. Data is transmitted in 8-bit bytes and is sampled on the rising edge of SCL. Nine clock cycles are required to transfer each byte in or out of the bq24726 because either the master or the slave acknowledges the receipt of the correct byte during the ninth clock cycle. The bq24726 supports the charger commands as described in Table 2.

a) Write-Word Format

S	SLAVE ADDRESS	W	ACK	COMMAND BYTE	ACK	LOW DATA BYTE	ACK	HIGH DATA BYTE	ACK	P
	7 BITS	1b	1b	8 BITS	1b	8 BITS	1b	8 BITS	1b	
	MSB LSB	0	0	MSB LSB	0	MSB LSB	0	MSB LSB	0	

Preset to 0b0001001   **ChargeCurrent() = 0x14H D7   D0**   **D15   D8**
                                         ChargeVoltage() = 0x15H
                                         InputCurrent() = 0x3FH
                                         ChargeOption() = 0x12H

b) Read-Word Format

| S	SLAVE ADDRESS	W	ACK	COMMAND BYTE	ACK	S	SLAVE ADDRESS	R	ACK	LOW DATA BYTE	ACK	HIGH DATA BYTE	NACK	P
	7 BITS	1b	1b	8 BITS	1b		7 BITS	1b	1b	8 BITS	1b	8 BITS	1b	
	MSB LSB	0	0	MSB LSB	0		MSB LSB	1	0	MSB LSB	0	MSB LSB	1	

Preset to 0b0001001   **DeviceID() = 0xFFH**   **Preset to**   **D7   D0**   **D15   D8**
                                           ManufactureID() = 0xFEH   **0b0001001**
                                           ChargeCurrent() = 0x14H
                                           ChargeVoltage() = 0x15H
                                           InputCurrent() = 0x3FH
                                           ChargeOption() = 0x12H   **LEGEND:**

S = START CONDITION OR REPEATED START CONDITION   P = STOP CONDITION
**ACK = ACKNOWLEDGE (LOGIC-LOW)   NACK = NOT ACKNOWLEDGE (LOGIC-HIGH)**
W = WRITE BIT (LOGIC-LOW)   R = READ BIT (LOGIC-HIGH)

MASTER TO SLAVE
SLAVE TO MASTER

Figure 16. SMBus Write-Word and Read-Word Protocols

A = START CONDITION
B = MSB OF ADDRESS CLOCKED INTO SLAVE
C = LSB OF ADDRESS CLOCKED INTO SLAVE
D = R/$\overline{W}$ BIT CLOCKED INTO SLAVE
E = SLAVE PULLS SMBDATA LINE LOW

F = ACKNOWLEDGE BIT CLOCKED INTO MASTER
G = MSB OF DATA CLOCKED INTO SLAVE
H = LSB OF DATA CLOCKED INTO SLAVE
I = SLAVE PULLS SMBDATA LINE LOW

J = ACKNOWLEDGE CLOCKED INTO MASTER
K = ACKNOWLEDGE CLOCK PULSE
L = STOP CONDITION, DATA EXECUTED BY SLAVE
M = NEW START CONDITION

Figure 17. SMBus Write Timing

A = START CONDITION
B = MSB OF ADDRESS CLOCKED INTO SLAVE
C = LSB OF ADDRESS CLOCKED INTO SLAVE
D = R/$\overline{W}$ BIT CLOCKED INTO SLAVE

E = SLAVE PULLS SMBDATA LINE LOW
F = ACKNOWLEDGE BIT CLOCKED INTO MASTER
G = MSB OF DATA CLOCKED INTO MASTER
H = LSB OF DATA CLOCKED INTO MASTER

I = ACKNOWLEDGE CLOCK PULSE
J = STOP CONDITION
K = NEW START CONDITION

Figure 18. SMBus Read Timing

Battery-Charger Commands

The bq24726 supports six battery-charger commands that use either Write-Word or Read-Word protocols, as summarized in Table 2. ManufacturerID() and DeviceID() can be used to identify the bq24726. The ManufacturerID() command always returns 0x0040H and the DeviceID() command always returns 0x0009H.

Table 2. Battery Charger Command Summary

REGISTER ADDRESS	REGISTER NAME	READ/WRITE	DESCRIPTION	POR STATE
0x12H	ChargeOption()	Read or Write	Charger Options Control	0x7904H
0x14H	ChargeCurrent()	Read or Write	7-Bit Charge Current Setting	0x0000H
0x15H	ChargeVoltage()	Read or Write	11-Bit Charge Voltage Setting	0x0000H
0x3FH	InputCurrent()	Read or Write	6-Bit Input Current Setting	0x1000H
0XFEH	ManufacturerID()	Read Only	Manufacturer ID	0x0040H
0xFFH	DeviceID()	Read Only	Device ID	0x0009H

Setting Charger Options

By writing ChargeOption() command (0x12H or 0b00010010), bq24726 allows users to change several charger options after POR (Power On Reset) as shown in Table 3.

Table 3. Charge Options Register (0x12H)

BIT	BIT NAME	DESCRIPTION
[15]	ACOK Deglitch Time Adjust	Adjust ACOK deglitch time. **0: ACOK deglitch time 1.3s <default at POR>** 1: ACOK deglitch time set to minimum (<50µs). To change this option, VCC pin voltage must above UVLO and ACDET pin voltage must above 0.6V to enable IC SMBus communication and set this bit to 1 to disable the ACOK deglitch timer. After POR the bit default value is 0 and ACOK deglitch time is 1.3s.
[14:13]	WATCHDOG Timer Adjust	Set maximum delay between consecutive SMBus Write charge voltage or charge current command. The charge will be suspended if IC does not receive write charge voltage or write charge current command within the watchdog time period and watchdog timer is enabled. The charge will be resumed after receive write charge voltage or write charge current command when watchdog timer expires and charge suspends. 00: Disable Watchdog Timer 01: Enabled, 44 sec 10: Enabled, 88 sec **11: Enable Watchdog Timer (175s) <default at POR>**
[12:11]	Not In Use	**11 at POR**
[10]	EMI Switching Frequency Adjust	**0: Reduce PWM switching frequency by 18% <default at POR>** 1: Increase PWM switching frequency by 18%
[9]	EMI Switching Frequency Enable	**0: Disable adjust PWM switching frequency <default at POR>** 1: Enable adjust PWM switching frequency
[8:7]	IFAULT_HI Comparator Threshold Adjust	Short circuit protection high side MOSFET voltage drop comparator threshold. 00: 300mV 01: 500mV **10: 700mV <default at POR>** 11: 900mV
[6]	Not In Use	**0 at POR**
[5]	IOUT Selection	**0: IOUT is the 20x adapter current amplifier output <default at POR>** 1: IOUT is the 20x charge current amplifier output
[4]	Not In Use	**0 at POR**
[3]	Not In Use	**0 at POR**
[2:1]	ACOC Threshold Adjust	00: Disable ACOC 01: 1.33X of input current regulation limit **10: 1.66X of input current regulation limit <default at POR>** 11: 2.22X of input current regulation limit
[0]	Charge Inhibit	**0: Enable Charge <default at POR>** 1: Inhibit Charge

Setting the Charge Current

To set the charge current, write a 16bit ChargeCurrent() command (0x14H or 0b00010100) using the data format listed in Table 4. With 10mΩ sense resistor, the bq24726 provides a charge current range of 128mA to 8.128A, with 64mA step resolution. Sending ChargeCurrent() below 128mA or above 8.128A clears the register and terminates charging. Upon POR, charge current is 0A. We recommend a 0.1µF capacitor between SRP and SRN for differential mode filtering, 0.1µF capacitor between SRN and ground for common mode filtering, and an optional 0.1µF capacitor between SRP and ground for common mode filtering. Meanwhile, the capacitance on SRP should not be higher than 0.1µF in order to properly sense the voltage across SRP and SRN for cycle-by-cycle under-current and over-current detection.

The SRP and SRN pins are used to sense R_{SR} with default value of 10mΩ. However, resistors of other values

can also be used. For a larger sense resistor, you get a larger sense voltage, and a higher regulation accuracy; but, at the expense of higher conduction loss. If current sensing resistor value is too high, it may trig over current protection threshold due to the current ripple voltage is too high. In such a case either a higher inductance value or a lower current sensing resistor value should be used to limit the current ripple voltage level. Suggest current sensing resistor value no more than 20mΩ.

To provide secondary protection, the bq24726 has an ILIM pin with which user can program the maximum allowed charge current. Internal charge current limit is the lower one between the voltage set by ChargeCurrent(), and voltage on ILIM pin. To disable this function, user can pull ILIM above 1.6V, which is the maximum charge current regulation limit. The following equation shows the voltage should set on ILIM pin with respect to the preferred charge current limit:

$$V_{ILIM} = 20 \times \left(V_{SRP} - V_{SRN} \right) = 20 \times I_{CHG} \times R_{SR}$$

(1)

Table 4. Charge Current Register (0x14H), Using 10mΩ Sense Resistor

BIT	BIT NAME	DESCRIPTION
0	–	Not used.
1	–	Not used.
2	–	Not used.
3	–	Not used.
4	–	Not used.
5	–	Not used.
6	Charge Current, DACICHG 0	0 = Adds 0mA of charger current. 1 = Adds 64mA of charger current.
7	Charge Current, DACICHG 1	0 = Adds 0mA of charger current. 1 = Adds 128mA of charger current.
8	Charge Current, DACICHG 2	0 = Adds 0mA of charger current. 1 = Adds 256mA of charger current.
9	Charge Current, DACICHG 3	0 = Adds 0mA of charger current. 1 = Adds 512mA of charger current.
10	Charge Current, DACICHG 4	0 = Adds 0mA of charger current. 1 = Adds 1024mA of charger current.
11	Charge Current, DACICHG 5	0 = Adds 0mA of charger current. 1 = Adds 2048mA of charger current.
12	Charge Current, DACICHG 6	0 = Adds 0mA of charger current. 1 = Adds 4096mA of charger current.
13	–	Not used.
14	–	Not used.
15	–	Not used.

Setting the Charge Voltage

To set the output charge regulation voltage, write a 16bit ChargeVoltage() command (0x15H or 0b00010101) using the data format listed in Table 5. The bq24726 provides charge voltage range from 1.024V to 19.200V, with 16mV step resolution. Sending ChargeVoltage() below 1.024V or above 19.2V clears the register and terminates charging. Upon POR, charge voltage limit is 0V.

The SRN pin is used to sense the battery voltage for voltage regulation and should be connected as close to the battery as possible, and directly place a decoupling capacitor (0.1µF recommended) as close to IC as possible to decouple high frequency noise.

Table 5. Charge Voltage Register (0x15H)

BIT	BIT NAME	DESCRIPTION
0	-	Not used.
1	-	Not used.
2	-	Not used.
3	-	Not used.

Table 5. Charge Voltage Register (0x15H) (continued)

BIT	BIT NAME	DESCRIPTION
4	Charge Voltage, DACV 0	0 = Adds 0mV of charger voltage. 1 = Adds 16mV of charger voltage.
5	Charge Voltage, DACV 1	0 = Adds 0mV of charger voltage. 1 = Adds 32mV of charger voltage.
6	Charge Voltage, DACV 2	0 = Adds 0mV of charger voltage. 1 = Adds 64mV of charger voltage.
7	Charge Voltage, DACV 3	0 = Adds 0mV of charger voltage. 1 = Adds 128mV of charger voltage.
8	Charge Voltage, DACV 4	0 = Adds 0mV of charger voltage. 1 = Adds 256mV of charger voltage.
9	Charge Voltage, DACV 5	0 = Adds 0mV of charger voltage. 1 = Adds 512mV of charger voltage.
10	Charge Voltage, DACV 6	0 = Adds 0mV of charger voltage. 1 = Adds 1024mV of charger voltage.
11	Charge Voltage, DACV 7	0 = Adds 0mV of charger voltage. 1 = Adds 2048mV of charger voltage.
12	Charge Voltage, DACV 8	0 = Adds 0mV of charger voltage. 1 = Adds 4096mV of charger voltage.
13	Charge Voltage, DACV 9	0 = Adds 0mV of charger voltage. 1 = Adds 8192mV of charger voltage.
14	Charge Voltage, DACV 10	0 = Adds 0mV of charger voltage. 1 = Adds 16384mV of charger voltage.
15	-	Not used.

Setting Input Current

System current normally fluctuates as portions of the system are powered up or put to sleep. With the input current limit, the output-current requirement of the AC wall adapter can be lowered, reducing system cost.

The total input current, from a wall cube or other DC source, is the sum of the system supply current and the current required by the charger. When the input current exceeds the set input current limit, the bq24726 decreases the charge current to provide priority to system load current. As the system current rises, the available charge current drops linearly to zero. Thereafter, all input current goes to system load and input current increases.

During DPM regulation, the total input current is the sum of the device supply current I_{BIAS}, the charger input current, and the system load current I_{LOAD}, and can be estimated as follows:

$$I_{INPUT} = I_{LOAD} + \left[\frac{I_{BATTERY} \times V_{BATTERY}}{V_{IN} \times \eta} \right] + I_{BIAS}$$

(2)

where η is the efficiency of the charger buck converter (typically 85% to 95%).

To set the input current limit, write a 16-bit InputCurrent() command (0x3FH or 0b00111111) using the data format listed in Table 6. When using a 10mΩ sense resistor, the bq24726 provides an input-current limit range of 128mA to 8.064A, with 128mA resolution. Suggest input current limit set to no less than 512mA. Sending InputCurrent() below 128mA or above 8.064A clears the register and terminates charging. Upon POR, default input current limit is 4096mA.

The ACP and ACN pins are used to sense R_{AC} with default value of 10mΩ. However, resistors of other values can also be used. For a larger sense resistor, you get a larger sense voltage, and a higher regulation accuracy; but, at the expense of higher conduction loss.

Instead of using the internal DPM loop, the user can build up external input current regulation loop and have the feedback signal on ILIM. To disable internal DPM loop, set the input current limit register value to maximum 8.064A or value much higher than external DPM set point.

Product Folder Link(s) :*bq24726*

If input current rises above 108% of input current limit set point, the charger will shut down immediately to let input current fall fast. After stop charging the charger will soft restart to charge battery if adapter still have power left to charge battery. This prevent overloading adapter to crash when system has high and fast loading transient. The waiting time between shut down and restart charging is a natural response time of input current limit loop.

Table 6. Input Current Register (0x3FH), Using 10mΩ Sense Resistor

BIT	BIT NAME	DESCRIPTION
0	–	Not used.
1	–	Not used.
2	–	Not used.
3	–	Not used.
4	–	Not used.
5	–	Not used.
6	–	Not used.
7	Input Current, DACIIN 0	0 = Adds 0mA of input current. 1 = Adds 128mA of input current.
8	Input Current, DACIIN 1	0 = Adds 0mA of input current. 1 = Adds 256mA of input current.
9	Input Current, DACIIN 2	0 = Adds 0mA of input current. 1 = Adds 512mA of input current.
10	Input Current, DACIIN 3	0 = Adds 0mA of input current. 1 = Adds 1024mA of input current.
11	Input Current, DACIIN 4	0 = Adds 0mA of input current. 1 = Adds 2048mA of input current.
12	Input Current, DACIIN 5	0 = Adds 0mA of input current. 1 = Adds 4096mA of input current.
13	–	Not used.
14	–	Not used.
15	–	Not used.

Adapter Detect and ACOK Output

The bq24726 uses an ACOK comparator to determine the source of power on VCC pin, either from the battery or adapter. An external resistor voltage divider attenuates the adapter voltage before it goes to ACDET. The adapter detect threshold should typically be programmed to a value greater than the maximum battery voltage but lower than the maximum allowed adapter voltage.

The open drain ACOK output requires external pull up resistor to system digital rail for a high level. It can be pulled to external rail under the following conditions:

- V_{VCC} > UVLO;
- 2.4V < V_{ACDET} < 3.15V (not in ACOVP condition, nor in low input voltage condition);
- V_{VCC}–V_{SRN} > 245mV (not in sleep mode);

The default delay is 1.3s after ACDET has valid voltage to make ACOK pull high. It can be reduced by SMBus command (ChargeOption() bit[15]=0 ACOK delay 1.3s, bit[15]=1 ACOK no delay). To change this option, VCC pin voltage must above UVLO and ACDET pin voltage must above 0.6V to enable IC SMBus communication and set ChargeOption() bit[15] to 1 to disable the ACOK deglitch timer.

Adapter Over Voltage (ACOVP)

When ACDET pin voltage is higher than 3.15V, it is considered as adapter over voltage. ACOK will be pulled low and charge will be disabled during ACOVP. RBFET will keep on as long as the turns on conditions are valid. See the RBFET Turn on and off section for details. System can use ACOK signal to turn off ACFET for adapter over voltage protection. After ACFET is turned off, RBFET will be turned off when turns off conditions are valid.

When ACDET pin voltage falls below 3.15V and above 2.4V, it is considered as adapter voltage returns back to normal voltage. ACOK will be pulled high by external pull up resistor and charge can be resumed if enable charge conditions are valid. See the Enable and Disable Charging section for details.

RBFET Turn On and Off

The bq24726 has ACDRV pin drive n-channel power MOSFET (RBFET), between CMSRC and ACP (see the typical application diagram for details). The p-channel ACFET and BATFET are separately driven by system discrete logic. The RBFET provides reverse adapter voltage protection and battery discharge protection when adapter is shorted to ground, and minimizes system power dissipation with its low $R_{DS(ON)}$ compared to a Schottky diode.

When adapter is not present, ACFET turns off by system discrete logic. ACDRV is shorted to CMSRC, and RBFET has body diode which is reverse biased if battery is connected to system.

When adapter is present IC gives ACOK signal after default 1.3 second delay to system. System discrete logic can turn on ACFET based on ACOK signal or by its own judgment. When ACFET is turned on the RBFET body diode will be forward biased and ACDRV voltage will be CMSRC voltage plus 6V to turn on RBFET when the following conditions are valid:

- V_{VCC} > UVLO;
- V_{ACDET} > 0.6V (Not in shut down mode, IC wake up);
- V_{CMSRC} > V_{SRN} + 390mV (RBFET body diode is forward biased);

The gate drive voltage on RBFET is V_{CMSRC}+6V. If the RBFET has been turned on for 10ms, and the voltage across gate and source is still less than 5.9V, RBFET keeps on, but charge will be disabled to reduce RBFET power loss. If such failure is detected seven times within 90 seconds, charge will be latched off and an adapter removal and system shut down (make ACDET < 0.6V to reset IC) is required to start charge again. After 90 seconds, the failure counter will be reset to zero to prevent latch off.

To turn off RBFET, one of the following conditions should be valid:

- V_{VCC} < UVLO;
- V_{ACDET} < 0.6V (in shut down mode);
- V_{CMSRC} < V_{SRN} + 150mV (RBFET body diode almost exits from forward bias condition);

In order to limit the in-rush current on ACDRV pin and CMSRC pin, a 4kΩ resistor is recommended on each of the pins.

Enable and Disable Charging

In Charge mode, the following conditions have to be valid to start charge:
- Charge is enabled via SMBus (ChargeOption() bit [0]=0, default is 0, charge enabled);
- ILIM pin voltage higher than 105mV;
- All three regulation limit DACs have valid value programmed;
- ACOK is valid (See the Adapter Detect and ACOK Output section for details);
- RBFET turns on and gate voltage is high enough (See "RBFET Turn on and of" for details);
- V_{SRN} does not exceed BATOVP threshold;
- IC Temperature doesn't exceed TSHUT threshold;
- Not in ACOC condition (See the Input Over Current Protection (ACOC) section for details);

One of the following conditions will stop on-going charging:
- Charge is inhibited via SMBus (ChargeOption() bit[0]=1);
- ILIM pin voltage lower than 75mV;
- One of three regulation limit DACs is set to 0 or out of range;
- ACOK is pulled low (See the Adapter Detect and ACOK Output section for details);
- RBFET gate voltage is not high enough (See the RBFET Turn on and off section for details);
- V_{SRN} exceeds BATOVP threshold;
- TSHUT IC temperature threshold is reached ;
- ACOC is detected (See the Input Over Current Protection (ACOC) section for details);

- Short circuit is detected (See the Inductor Short, MOSFET Short Protection section for details);
- Watchdog timer expires if watchdog timer is enabled (See the Charger Timeout section for details);

Automatic Internal Soft-Start Charger Current

Every time the charge is enabled, the charger automatically applies soft-start on charge current to avoid any overshoot or stress on the output capacitors or the power converter. The charge current starts at 128mA, and the step size is 64mA in CCM mode for a 10mΩ current sensing resistor. Each step lasts around 240µs in CCM mode, till it reaches the programmed charge current limit. No external components are needed for this function. During DCM mode, the soft start up current step size is larger and each step lasts for longer time period due to the intrinsic slow response of DCM mode.

High Accuracy Current Sense Amplifier

As an industry standard, high accuracy current sense amplifier (CSA) is used to monitor the input current or the charge current, selectable via SMBUS (ChargeOption() bit[5]=0 select the input current, bit[5]=1 select the charge current) by host. The CSA senses voltage across the sense resistor by a factor of 20 through the IOUT pin. Once VCC is above UVLO and ACDET is above 0.6V, CSA turns on and IOUT output becomes valid. If the user wants to lower the voltage on current monitoring, they could use a resistor divider from IOUT to GND, and still achieve accuracy over temperature.

A 100pF capacitor connected on the output is recommended for decoupling high-frequency noise. An additional RC filter is optional, if additional filtering is desired. Note that adding filtering also adds additional response delay.

Charge Timeout

The bq24726 includes a watchdog timer to terminate charging if the charger does not receive a write ChargeVoltage() or write ChargeCurrent() command within 175s (adjustable via ChargeOption() command). If a watchdog timeout occurs all register values keep unchanged but charge is suspended. Write ChargeVoltage() or write ChargeCurrent() commands must be re-sent to reset watchdog timer and resume charging. The watchdog timer can be disabled, or set to 44s, 88s or 175s via SMBus command (ChargeOption() bit[14:13]). After watchdog timeout write ChargeOption() bit[14:13] to disable watchdog timer also resume charging.

Converter Operation

The synchronous buck PWM converter uses a fixed frequency voltage mode control scheme and internal type III compensation network. The LC output filter gives a characteristic resonant frequency

$$f_o = \frac{1}{2\pi \sqrt{L_o C_o}}$$

(3)

The resonant frequency f_o is used to determine the compensation to ensure there is sufficient phase margin and gain margin for the target bandwidth. The LC output filter should be selected to give a resonant frequency of 10–20 kHz nominal for the best performance. Suggest component value as charge current of 750kHz default switching frequency is shown in Table 7.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the output capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high output voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required value at the operating point.

Table 7. Suggest Component Value as Charge Current of Default 750kHz Switching Frequency

Charge Current	2A	3A	4A	6A	8A
Output Inductor Lo (µH)	6.8 or 8.2	5.6 or 6.8	3.3 or 4.7	3.3	2.2
Output Capacitor Co (µF)	20	20	20	30	40
Sense Resistor (mΩ)	10	10	10	10	10

The bq24726 has three loops of regulation: input current, charge current and charge voltage. The three loops are brought together internally at the error amplifier. The maximum voltage of the three loops appears at the output of the error amplifier EAO (see Figure 15). An internal saw-tooth ramp is compared to the internal error control signal EAO to vary the duty-cycle of the converter. The ramp has offset of 200mV in order to allow 0% duty-cycle.

When the battery charge voltage approaches the input voltage, EAO signal is allowed to exceed the saw-tooth ramp peak in order to get a 100% duty-cycle. If voltage across BTST and PHASE pins falls below 4.3V, a refresh cycle starts and low-side n-channel power MOSFET is turned on to recharge the BTST capacitor. It can achieve duty cycle of up to 99.5%.

Continuous Conduction Mode (CCM)

With sufficient charge current the bq24726's inductor current never crosses zero, which is defined as continuous conduction mode. The controller starts a new cycle with ramp coming up from 200mV. As long as EAO voltage is above the ramp voltage, the high-side MOSFET (HSFET) stays on. When the ramp voltage exceeds EAO voltage, HSFET turns off and low-side MOSFET (LSFET) turns on. At the end of the cycle, ramp gets reset and LSFET turns off, ready for the next cycle. There is always break-before-make logic during transition to prevent cross-conduction and shoot-through. During the dead time when both MOSFETs are off, the body-diode of the low-side power MOSFET conducts the inductor current.

During CCM mode, the inductor current is always flowing and creates a fixed two-pole system. Having the LSFET turn-on keeps the power dissipation low, and allows safely charging at high currents.

Discontinuous Conduction Mode (DCM)

During the HSFET off time when LSFET is on, the inductor current decreases. If the current goes to zero, the converter enters Discontinuous Conduction Mode. Every cycle, when the voltage across SRP and SRN falls below 5mV (0.5A on 10mΩ), the under-current-protection comparator (UCP) turns off LSFET to avoid negative inductor current, which may boost the system via the body diode of HSFET.

During the DCM mode the loop response automatically changes. It changes to a single pole system and the pole is proportional to the load current.

Both CCM and DCM are synchronous operation with LSFET turn-on every clock cycle. If the average charge current goes below 125mA on 10mΩ current sensing resistor or the battery voltage falls below 2.5V, the LSFET keeps turn-off. The battery charger operates in non-synchronous mode and the current flows through the LSFET body diode. During non-synchronous operation, the LSFET turns on only for refreshing pulse to charge BTST capacitor. If the average charge current goes above 250mA on 10mΩ current sensing resistor, the LSFET exits non-synchronous mode and enters synchronous mode to reduce LSFET power loss.

Input Over Current Protection (ACOC)

The bq24726 cannot maintain the input current level if the charge current has been already reduced to zero. After the system current continues increasing to the 1.66X of input current DAC set point (with 2.5ms blank out time), IFAULT is pulled to low and the charge is disabled for 1.3s and will soft start again for charge if ACOC condition goes away. If such failure is detected seven times in 90 seconds, charge will be latched off and an adapter removal and system shut down (make ACDET < 0.6V to reset IC) is required to start charge again. After 90 seconds, the failure counter will be reset to zero to prevent latch off.

The ACOC function can be disabled or the threshold can be set to 1.33X, 1.66X or 2.22X of input DPM current via SMBus command (ChargeOption() bit [2:1]).

Charge Over Current Protection (CHGOCP)

The bq24726 has a cycle-by-cycle peak over-current protection. It monitors the voltage across SRP and SRN, and prevents the current from exceeding of the threshold based on the DAC charge current set point. The high-side gate drive turns off for the rest of the cycle when the over-current is detected, and resumes when the next cycle starts.

The charge OCP threshold is automatically set to 6A, 9A, and 12A on a 10mΩ current sensing resistor based on charge current register value. This prevents the threshold to be too high which is not safe or too low which can be triggered in normal operation. Proper inductance should be selected to prevent OCP triggered in normal operation due to high inductor current ripple.

Battery Over Voltage Protection (BATOVP)

The bq24726 will not allow the high-side and low-side FET to turn-on when the battery voltage at SRN exceeds 104% of the regulation voltage set-point. If BATOVP last over 30ms, charger is completely disabled. This allows quick response to an over-voltage condition – such as occurs when the load is removed or the battery is disconnected. A 4mA current sink from SRN to GND is on only during BATOVP and allows discharging the stored output inductor energy that is transferred to the output capacitors.

Battery Shorted to Ground (BATLOWV)

The bq24726 will disable charge for 1ms if the battery voltage on SRN falls below 2.5V. After 1ms reset, the charge is resumed with soft-start if all the enable conditions in the Enable and Disable Charging sections are satisfied. This prevents any overshoot current in inductor which can saturate inductor and may damage the MOSFET. The charge current is limited to 0.5A on 10mΩ current sensing resistor when BATLOWV condition persists and LSFET keeps off. The LSFET turns on only for refreshing pulse to charge BTST capacitor.

Thermal Shutdown Protection (TSHUT)

The QFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junctions temperatures low. As added level of protection, the charger converter turns off for self-protection whenever the junction temperature exceeds the 155°C. The charger stays off until the junction temperature falls below 135°C. During thermal shut down, the REGN LDO current limit is reduced to 16mA. Once the temperature falls below 135°C, charge can be resumed with soft start.

EMI Switching Frequency Adjust

The charger switching frequency can be adjusted ±18% to solve EMI issue via SMBus command. ChargeOption() bit [9]=0 disable the frequency adjust function. To enable frequency adjust function, set ChargeOption() bit[9]=1. Set ChargeOption() bit [10]=0 to reduce switching frequency, set bit[10]=1 to increase switching frequency. If frequency is reduced, for a fixed inductor the current ripple is increased. Inductor value must be carefully selected so that it will not trig cycle-by-cycle peak over current protection even for the worst condition such as higher input voltage, 50% duty cycle, lower inductance and lower switching frequency.

Inductor Short, MOSFET Short Protection

The bq24726 has a unique short circuit protection feature. Its cycle-by-cycle current monitoring feature is achieved through monitoring the voltage drop across $R_{DS(on)}$ of the MOSFETs after a certain amount of blanking time. In case of MOSFET short or inductor short circuit, the over current condition is sensed by two comparators and two counters will be triggered. After seven times of short circuit events, the charger will be latched off. To reset the charger from latch-off status, the IC Vcc pin must be pulled down below UVLO or ACDET pin must be pulled down below 0.6V. This can be achieved by removing the adapter and shut down the operation system. The low side MOSFET short circuit voltage drop threshold is fixed to typical 110mV. The high side MOSFET short circuit voltage drop threshold can be adjusted via SMBus command. ChargeOption() bit[8:7] = 00, 01, 10, 11 set the threshold 300mV, 500mV, 700mV and 900mV respectively.

Due to the certain amount of blanking time to prevent noise when MOSFET just turns on, the cycle-by-cycle charge over-current protection may detect high current and turn off MOSFET first before the short circuit protection circuit can detect short condition because the blanking time has not finished. In such a case the charge may not be able to detect shorts circuit and counter may not be able to count to seven then latch off. Instead the charge may continuously keep switching with very narrow duty cycle to limit the cycle-by-cycle current peak value. However, the charger should still be safe and will not cause failure because the duty cycle is limited to a very short of time and MOSFET should be still inside the safety operation area. During a soft start period, it may takes long time instead of just seven switching cycles to detect short circuit based on the same blanking time reason.

Table 8. Component List for Typical System Circuit of Figure 1

PART DESIGNATOR	QTY	DESCRIPTION
C1, C2, C3, C13, C14	5	Capacitor, Ceramic, 0.1µF, 25V, 10%, X7R, 0603
C4	1	Capacitor, Ceramic, 100pF, 25V, 10%, X7R, 0603
C5, C6	2	Capacitor, Ceramic, 1µF, 25V, 10%, X7R, 0603

Table 8. Component List for Typical System Circuit of Figure 1 (continued)

PART DESIGNATOR	QTY	DESCRIPTION
C7	1	Capacitor, Ceramic, 0.047µF, 25V, 10%, X7R, 0603
C8, C9, C10, C11	4	Capacitor, Ceramic, 10µF, 25V, 10%, X7R, 1206
Ci	1	Capacitor, Ceramic, 2.2µF, 25V, 10%, X7R, 1210
Csys	1	Capacitor, Electrolytic, 220µF, 25V
D1	1	Diode, Schottky, 30V, 200mA, SOT-23, Fairchild, BAT54
D2	1	Diode, Dual Schottky, 30V, 200mA, SOT-23, Fairchild, BAT54C
D3	1	Diode, Schottky, 30V, 300mA, SOD-323, ST, BAT30K
D4	1	Diode, Schottky, 40V 120mA, SOD-323, NXP, RB751V40
Q1, Q5	2	P-channel MOSFET, –30V, –9.4A, SO-8, Vishay Siliconix, Si4435DDY
Q2	1	N-channel MOSFET, 30V, 12.5A, SO-8, Fairchild, FDS6680A
Q3, Q4	2	N-channel MOSFET, 30V, 12A, PowerPAK 1212-8, Vishay Siliconix, SiS412DN
Q6	1	N-channel MOSFET, 50V, 0.2A, SOT-323, Diodes, BSS138W
Q7	1	NPN transistor, 60V, 200mA, SOT-323, Diodes, MMST3904
L1	1	Inductor, SMT, 4.7µH, 5.5A, Vishay Dale, IHLP2525CZER4R7M01
R1	1	Resistor, Chip, 430kΩ, 1/10W, 1%, 0603
R2	1	Resistor, Chip, 66.5kΩ, 1/10W, 1%, 0603
R3, R4, R5, R6	4	Resistor, Chip, 10kΩ, 1/10W, 1%, 0603
R7	1	Resistor, Chip, 316kΩ, 1/10W, 1%, 0603
R8, R14	2	Resistor, Chip, 100kΩ, 1/10W, 1%, 0603
R9	1	Resistor, Chip, 10Ω, 1/4W, 1%, 1206
R10, R11	2	Resistor, Chip, 4.02kΩ, 1/10W, 1%, 0603
R12	1	Resistor, Chip, 1.00MΩ, 1/10W, 1%, 0603
R13	1	Resistor, Chip, 3.01MΩ, 1/10W, 1%, 0603
R15	1	Resistor, Chip, 10Ω, 1/10W, 5%, 0603
R16	1	Resistor, Chip, 7.5Ω, 1/10W, 5%, 0603
RAC, RSR	2	Resistor, Chip, 0.01Ω, 1/2W, 1%, 1206
Ri	1	Resistor, Chip, 2Ω, 1/2W, 1%, 1210
U1	1	Charger controller, 20 pin VQFN, TI, bq24726RGR

APPLICATION INFORMATION

Negative Output Voltage Protection

Reversely insert the battery pack into the charger output during production or hard shorts on battery to ground will generate negative output voltage on SRP and SRN pin. IC internal electrostatic-discharge (ESD) diodes from GND pin to SRP or SRN pins and two anti-parallel (AP) diodes between SRP and SRN pins can be forward biased and negative current can pass through the ESD diodes and AP diodes when output has negative voltage. Insert two small resistors for SRP and SRN pins to limit the negative current level when output has negative voltage. Suggest resistor value is 10 Ω for SRP pin and 7-8Ω for SRN pin. After adding resistors, the suggested pre-charge current is at least 192mA for a 10mΩ current sensing resistor.

Reverse Input Voltage Protection

Q6, R12 and R13 in Figure 1 gives system and IC protection from reversed adapter voltage. In normal operation, Q6 is turned off by negative Vgs. When adapter voltage is reversed, Q6 Vgs is positive. As a result, Q6 turns on to short gate and source of Q2 so that Q2 is off. Q2 body diode blocks negative voltage to system. However, CMSRC and ACDRV pin need R10 and R11 to limit the current due to ESD diode of these pins are turned on. Q6 must has low Vgs threshold voltage and low Qgs gate charge so it turns on fast enough before Q2 turns on. R10 and R11 must have enough power rating for the power dissipation when ESD diode is on.

Inductor Selection

The bq24726 has three selectable fixed switching frequencies. Higher switching frequency allows the use of smaller inductor and capacitor values. Inductor saturation current should be higher than the charging current (I_{CHG}) plus half the ripple current (I_{RIPPLE}):

$$I_{SAT} \geq I_{CHG} + (1/2)\, I_{RIPPLE} \tag{4}$$

The inductor ripple current depends on input voltage (V_{IN}), duty cycle ($D = V_{OUT}/V_{IN}$), switching frequency (f_S) and inductance (L):

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{f_S \times L} \tag{5}$$

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. For example, the battery charging voltage range is from 9V to 12.6V for 3-cell battery pack. For 20V adapter voltage, 10V battery voltage gives the maximum inductor ripple current. Another example is 4-cell battery, the battery voltage range is from 12V to 16.8V, and 12V battery voltage gives the maximum inductor ripple current.

Usually inductor ripple is designed in the range of (20-40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

The bq24726 has charge under current protection (UCP) by monitoring charging current sensing resistor cycle-by-cycle. The typical cycle-by-cycle UCP threshold is 5mV falling edge corresponding to 0.5A falling edge for a 10mΩ charging current sensing resistor. When the average charging current is less than 125mA for a 10mΩ charging current sensing resistor, the low side MOSFET is off until BTST capacitor voltage needs to refresh charge. As a result, the converter relies on low side MOSFET body diode for the inductor freewheeling current.

Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current occurs where the duty cycle is closest to 50% and can be estimated by Equation 6:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)} \tag{6}$$

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high side MOSFET and source of the low side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. 25V rating or higher capacitor is preferred for 19-20V input voltage. 10-20μF capacitance is suggested for typical of 3-4A charging current.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the input capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high input voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required value at the operating point.

Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current is given:

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE} \tag{7}$$

The bq24726 has internal loop compensator. To get good loop stability, the resonant frequency of the output inductor and output capacitor should be designed between 10 kHz and 20 kHz. The preferred ceramic capacitor is 25V X7R or X5R for output capacitor. 10-20μF capacitance is suggested for typical of 3-4A charging current. Place capacitors after charging current sensing resistor to get the best charge current regulation accuracy.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the output capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high output voltages and small capacitor packages. See the manufacturer's data sheet about the performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required value at the operating point.

Power MOSFETs Selection

Two external N-channel MOSFETs are used for a synchronous switching battery charger. The gate drivers are internally integrated into the IC with 6V of gate drive voltage. 30V or higher voltage rating MOSFETs are preferred for 19-20V input voltage.

Figure-of-merit (FOM) is usually used for selecting proper MOSFET based on a tradeoff between the conduction loss and switching loss. For top side MOSFET, FOM is defined as the product of a MOSFET's on-resistance, $R_{DS(ON)}$, and the gate-to-drain charge, Q_{GD}. For bottom side MOSFET, FOM is defined as the product of the MOSFET's on-resistance, $R_{DS(ON)}$, and the total gate charge, Q_G.

$$FOM_{top} = R_{DS(on)} \times Q_{GD}; \quad FOM_{bottom} = R_{DS(on)} \times Q_G \tag{8}$$

The lower the FOM value, the lower the total power loss. Usually lower $R_{DS(ON)}$ has higher cost with the same package size.

The top-side MOSFET loss includes conduction loss and switching loss. It is a function of duty cycle ($D=V_{OUT}/V_{IN}$), charging current (I_{CHG}), MOSFET's on-resistance ($R_{DS(ON)}$), input voltage (V_{IN}), switching frequency (f_S), turn on time (t_{on}) and turn off time (t_{off}):

$$P_{top} = D \times I_{CHG}^2 \times R_{DS(on)} + \frac{1}{2} \times V_{IN} \times I_{CHG} \times (t_{on} + t_{off}) \times f_s \tag{9}$$

The first item represents the conduction loss. Usually MOSFET $R_{DS(ON)}$ increases by 50% with 100°C junction temperature rise. The second term represents the switching loss. The MOSFET turn-on and turn-off times are given by:

$$t_{on} = \frac{Q_{SW}}{I_{on}}, \quad t_{off} = \frac{Q_{SW}}{I_{off}} \tag{10}$$

where Q_{sw} is the switching charge, I_{on} is the turn-on gate driving current and I_{off} is the turn-off gate driving current. If the switching charge is not given in MOSFET datasheet, it can be estimated by gate-to-drain charge (Q_{GD}) and gate-to-source charge (Q_{GS}):

$$Q_{SW} = Q_{GD} + \frac{1}{2} \times Q_{GS} \tag{11}$$

Gate driving current can be estimated by REGN voltage (V_{REGN}), MOSFET plateau voltage (V_{plt}), total turn-on gate resistance (R_{on}) and turn-off gate resistance (R_{off}) of the gate driver:

$$I_{on} = \frac{V_{REGN} - V_{plt}}{R_{on}}, \quad I_{off} = \frac{V_{plt}}{R_{off}} \tag{12}$$

The conduction loss of the bottom-side MOSFET is calculated with the following equation when it operates in synchronous continuous conduction mode:

$$P_{bottom} = (1 - D) \times I_{CHG}^2 \times R_{DS(on)} \tag{13}$$

When charger operates in non-synchronous mode, the bottom-side MOSFET is off. As a result all the freewheeling current goes through the body-diode of the bottom-side MOSFET. The body diode power loss depends on its forward voltage drop (V_F), non-synchronous mode charging current ($I_{NONSYNC}$), and duty cycle (D).

$$P_D = V_F \times I_{NONSYNC} \times (1 - D) \tag{14}$$

The maximum charging current in non-synchronous mode can be up to 0.25A for a 10mΩ charging current sensing resistor or 0.5A if battery voltage is below 2.5V. The minimum duty cycle happens at lowest battery voltage. Choose the bottom-side MOSFET with either an internal Schottky or body diode capable of carrying the maximum non-synchronous mode charging current.

Input Filter Design

During adapter hot plug-in, the parasitic inductance and input capacitor from the adapter cable form a second order system. The voltage spike at VCC pin maybe beyond IC maximum voltage rating and damage IC. The input filter must be carefully designed and tested to prevent over voltage event on VCC pin.

There are several methods to damping or limit the over voltage spike during adapter hot plug-in. An electrolytic capacitor with high ESR as an input capacitor can damp the over voltage spike well below the IC maximum pin voltage rating. A high current capability TVS Zener diode can also limit the over voltage level to an IC safe level. However these two solutions may not have low cost or small size.

A cost effective and small size solution is shown in Figure 19. The R1 and C1 are composed of a damping RC network to damp the hot plug-in oscillation. As a result the over voltage spike is limited to a safe level. D1 is used for reverse voltage protection for VCC pin. C2 is VCC pin decoupling capacitor and it should be place to VCC pin as close as possible. C2 value should be less than C1 value so R1 can dominant the equivalent ESR value to get enough damping effect. R2 is used to limit inrush current of D1 to prevent D1 getting damage when adapter hot plug-in. R2 and C2 should have 10us time constant to limit the dv/dt on VCC pin to reduce inrush current when adapter hot plug in. R1 has high inrush current. R1 package must be sized enough to handle inrush current power loss according to resistor manufacturer's datasheet. The filter components value always need to be verified with real application and minor adjustments may need to fit in the real application circuit.

Figure 19. Input Filter

bq24726 Design Guideline

The bq24726 has a unique short circuit protection feature. Its cycle-by-cycle current monitoring feature is achieved through monitoring the voltage drop across Rdson of the MOSFETs after a certain amount of blanking time. In case of MOSFET short or inductor short circuit, the over current condition is sensed by two comparators and two counters will be triggered. After seven times of short circuit events, the charger will be latched off. The way to reset the charger from latch-off status is reconnect adapter. Figure 20 shows the bq24726 short circuit protection block diagram.

Figure 20. Block Diagram of bq24726 Short Circuit Protection

In normal operation, low side MOSFET current is from source to drain which generates negative voltage drop when it turns on, as a result the over current comparator can not be triggered. When high side switch short circuit or inductor short circuit happens, the large current of low side MOSFET is from drain to source and can trig low side switch over current comparator. bq24726 senses low side switch voltage drop by PHASE pin and GND pin.

The high-side FET short is detected by monitoring the voltage drop between ACP and PHASE. As a result, it not only monitors the high side switch voltage drop, but also the adapter sensing resistor voltage drop and PCB trace voltage drop from ACN terminal of RAC to charger high side switch drain. Usually, there is a long trance between input sensing resistor and charger converting input, a careful layout will minimize the trace effect.

To prevent unintentional charger shut down in normal operation, MOSFET $R_{DS(on)}$ selection and PCB layout is very important. Figure 21 shows a need improve PCB layout example and its equivalent circuit. In this layout, system current path and charger input current path is not separated, as a result, the system current causes voltage drop in the PCB copper and is sensed by IC. The worst layout is when a system current pull point is after charger input; as a result all system current voltage drops are counted into over current protection comparator. The worst case for IC is the total system current and charger input current sum equals DPM current. When system pull more current, the charger IC try to regulate R_{AC} current as a constant current by reducing charging current.

| (a) PCB Layout | (b) Equivalent Circuit |

Figure 21. Need Improve PCB Layout Example

Figure 22 shows the optimized PCB layout example. The system current path and charge input current path is separated, as a result the IC only senses charger input current caused PCB voltage drop and minimized the possibility of unintentional charger shut down in normal operation. This also makes PCB layout easier for high system current application.

(a) PCB Layout   **(b) Equivalent Circuit**

Figure 22. Optimized PCB Layout Example

The total voltage drop sensed by IC can be express as the following equation.

$$V_{top} = R_{AC} \times I_{DPM} + R_{PCB} \times (I_{CHRGIN} + (I_{DPM} - I_{CHRGIN}) \times k) + R_{DS(on)} \times I_{PEAK} \tag{15}$$

where the R_{AC} is the AC adapter current sensing resistance, I_{DPM} is the DPM current set point, R_{PCB} is the PCB trace equivalent resistance, I_{CHRGIN} is the charger input current, k is the PCB factor, $R_{DS(on)}$ is the high side MOSFET turn on resistance and I_{PEAK} is the peak current of inductor. Here the PCB factor k equals 0 means the best layout shown in Figure 22 where the PCB trace only goes through charger input current while k equals 1 means the worst layout shown in Figure 21 where the PCB trace goes through all the DPM current. The total voltage drop must below the high side short circuit protection threshold to prevent unintentional charger shut down in normal operation.

The low side MOSFET short circuit voltage drop threshold is fixed to typical 110mV. The high side MOSFET short circuit voltage drop threshold can be adjusted via SMBus command. ChargeOption() bit[8:7] = 00, 01, 10, 11 set the threshold 300mV, 500mV, 700mV and 900mV respectively. For a fixed PCB layout, host should set proper short circuit protection threshold level to prevent unintentional charger shut down in normal operation.

PCB Layout

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see Figure 23) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

1. Place input capacitor as close as possible to switching MOSFET's supply and ground connections and use shortest copper trace connection. These parts should be placed on the same layer of PCB instead of on different layers and using vias to make this connection.

2. The IC should be placed close to the switching MOSFET's gate terminals and keep the gate drive signal traces short for a clean MOSFET drive. The IC can be placed on the other side of the PCB of switching MOSFETs.

3. Place inductor input terminal to switching MOSFET's output terminal as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.

4. The charging current sensing resistor should be placed right next to the inductor output. Route the sense leads connected across the sensing resistor back to the IC in same layer, close to each other (minimize loop area) and do not route the sense leads through a high-current path (see Figure 24 for Kelvin connection for best current accuracy). Place decoupling capacitor on these traces next to the IC

5. Place output capacitor next to the sensing resistor output and ground

6. Output capacitor ground connections need to be tied to the same copper that connects to the input capacitor ground before connecting to system ground.

7. Use single ground connection to tie charger power ground to charger analog ground. Just beneath the IC use analog ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling

8. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together using power pad as the single ground connection point. Or using a 0Ω resistor to tie analog ground to power ground (power pad should tie to analog ground in this case if possible).

9. Decoupling capacitors should be placed next to the IC pins and make trace connection as short as possible

10. It is critical that the exposed power pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.

11. The via size and number should be enough for a given current path.

See the EVM design for the recommended component placement with trace and via locations. For the QFN information, See SCBA017 and SLUA271.

Figure 23. High Frequency Current Path

Charge Current Direction

R_{SNS}

To Inductor

To Capacitor and battery

Current Sensing Direction

To SRP and SRN pin

Figure 24. Sensing Resistor PCB Layout

REVISION HISTORY

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/ Ball Finish	MSL Peak Temp [3]	Samples (Requires Login)
BQ24726RGRR	ACTIVE	VQFN	RGR	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
BQ24726RGRT	ACTIVE	VQFN	RGR	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width	
B0	Dimension designed to accommodate the component length	
K0	Dimension designed to accommodate the component thickness	
W	Overall width of the carrier tape	
P1	Pitch between successive cavity centers	

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24726RGRR	VQFN	RGR	20	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
BQ24726RGRR	VQFN	RGR	20	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
BQ24726RGRT	VQFN	RGR	20	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
BQ24726RGRT	VQFN	RGR	20	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24726RGRR	VQFN	RGR	20	3000	346.0	346.0	29.0
BQ24726RGRR	VQFN	RGR	20	3000	552.0	346.0	36.0
BQ24726RGRT	VQFN	RGR	20	250	552.0	185.0	36.0
BQ24726RGRT	VQFN	RGR	20	250	210.0	185.0	35.0

RGR (S−PVQFN−N20)   PLASTIC QUAD FLATPACK NO−LEAD

Pin 1 Index Area
Top and Bottom
/E\

0,20 Nominal
Lead Frame

Seating Plane

0,05
0,00
Seating Height

Exposed Thermal Pad
/D\

Bottom View   4210217/A 04/2009

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         C.   QFN (Quad Flatpack No−Lead) package configuration.
        /D\ The package thermal pad must be soldered to the board for thermal and mechanical performance.
              See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
        /E\ Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
              The Pin 1 identifiers are either a molded, marked, or metal feature.

RGR (S−PVQFN−N20)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Exposed Thermal Pad

20

2,05±0,10

16

15   11

2,05±0,10

Bottom View

Exposed Thermal Pad Dimensions

4210218/C   11/10

NOTE: A.   All linear dimensions are in millimeters

RGR (S−PVQFN−N20)   PLASTIC QUAD FLATPACK NO−LEAD

Example Board Layout

Note D

Example Stencil Design
0.125mm Stencil Thickness
(Note E)

4,30

4,30 2,60

2,05

2,05

16x0,50

20x0,28

4,25

4,25 2,65

0,82 SQ

0,30

0,80 x 20 PL.

16x0,50

0,23 x 20 PL.

64% solder coverage by printed
area on center thermal pad

Non Solder Mask
Defined Pad

Example
Solder Mask Opening
(Note F)

Example Via Layout Design
may vary depending on constraints
(Note D, F)

0,08

R0,14

0,85

1,00

1,00

0,28

0,07

Example
Pad Geometry
(Note C)

4xØ0,3

All Around

4210932/B 11/10

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Publication IPC−7351 is recommended for alternate designs.
         D.   This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat−Pack
              QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
              for specific thermal information, via requirements, and recommended board layout.
              These documents are available at www.ti.com <http: //www.ti.com>.
              Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
              Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.