

# TPS65950 Integrated Power Management and Audio Codec – Silicon Revision 1.2

## 1 Device Overview

### 1.1 Features

- Power:
  - Three Efficient Step-down Converters
    - VDD1: TPS65950A2 with 1.2 A and TPS65950A3 with 1.4 A (for 1-GHz Speed)
    - VDD2: 600 mA
    - VIO: 700 mA
  - 10 External Linear LDOs for Clocks and Peripherals
  - SmartReflex™ Dynamic Voltage Management
- Audio:
  - Voice Codec
  - 15-Bit Linear Codec (8 and 16 kHz)
  - Differential Input Main and Submicrophones
  - Differential Headset Microphone Input
  - Auxiliary/FM Input (Mono or Stereo)
  - Differential 32-Ω Speaker and 16-Ω Headset Drivers (External Predrivers for Class D)
  - 8-Ω Stereo Class-D Drivers
  - Pulse Code Modulation (PCM) and TDM Interfaces
  - *Bluetooth*® Interface
  - Automatic Level Control (ALC)
  - Digital and Analog Mixing
  - 16-Bit Linear Audio Stereo DAC (96, 48, 44.1, and 32 kHz, and Derivatives)
  - 16-Bit Linear Audio Stereo ADC (48, 44.1, and 32 kHz, and Derivatives)
  - Digital Microphone Inputs
  - CarKit
- Charger:
  - Li-ion, Li-on Polymer, and Cobalt-Nickel-Manganese Charger
  - Supports Charging with AC-Regulated Charger (Maximum 7 V), USB Host Devices, Mobile Computing Promotion Consortium (MCPC) Devices, USB Chargers, and CarKit Chargers (Maximum 7 V)
  - Backup Battery Charger
- USB:
  - USB 2.0 OTG-Compliant HS Transceivers
  - 12-Bit ULPI
  - USB Power Supply (5-V CP for VBUS)
  - CEA-2011: OTG Transceiver Interface Specification
  - CEA-936A: Mini-USB Analog CarKit Interface Specification
  - MCPC ME-Universal Asynchronous Receiver/Transmitter (UART) GL-006 Specification
- Additional Features:
  - LED Driver Circuit for Two External LEDs
  - 10-Bit MADC with 3 to 8 External Inputs
  - RTC and Retention Modules
  - HS Inter-Integrated Circuit (I<sup>2</sup>C) Serial Control
  - Thermal Shutdown and Hot-Die Detection
  - Keypad Interface (up to 8 × 8)
  - External Vibrator (Vibrator) Control
  - 19 GPIO Devices
  - 0.4-mm Pitch, 209 Pin, 7-mm × 7-mm Package

### 1.2 Applications

- Smart Phones
- Tablets
- Industrial
- Handheld Systems



### 1.3 Description

The TPS65950 device is a highly integrated power-management and audio coder/decoder (codec) integrated circuit (IC) that supports the power and peripheral requirements of the OMAP™ application processors. The device contains power management, an audio codec, a universal serial bus (USB) high-speed (HS) transceiver, an AC/USB charger, light-emitting diode (LED) drivers, an analog-to-digital converter (ADC), a real-time clock (RTC), and embedded power control.

The power portion of the device contains three buck converters, two controllable by a dedicated SmartReflex class-3 interface, multiple low-dropout (LDO) regulators, an embedded power controller (EPC) to manage the power-sequencing requirements of OMAP, and an RTC and backup module. The RTC can be powered by a backup battery when the main supply is not present, and the device contains a coin-cell charger to recharge the backup battery as needed.

The USB module provides a HS 2.0 on-the-go (OTG) transceiver suitable for direct connection to the OMAP universal transceiver macrocell interface (UTMI) + low pin interface (ULPI) with an integrated charge pump (CP) and full support for the carkit Consumer Electronics Association (CEA)-936A specification.

The Li-ion battery charger supports charging from AC chargers, USB host devices, USB chargers, or carkits. The device automatically detects the type of charger and provides hardware-controlled linear charging with AC chargers, USB chargers, and carkits, in addition to software-controlled charging for all charger types.

The audio codec in the device includes five digital-to-analog converters (DACs) and two ADCs to provide multiple voice channels and stereo downlink channels that can support all standard audio sample rates through several inter-IC sound (I2S)/time division multiplexing (TDM) format interfaces. The audio output stages on the device include stereo headset amplifiers, two integrated class-D amplifiers providing stereo differential outputs, predrivers for line outputs, and an earpiece amplifier. The input audio stages include three differential microphone inputs, stereo line inputs, and interface for digital microphones. Automatic and programmable gain control is available with all necessary digital filtering, side-tone functions, and pop-noise reduction.

The device also provides auxiliary modules, including LED drivers, an ADC, a keypad interface, and general-purpose inputs/outputs (GPIOs). The LED driver can power two LED circuits to illuminate a panel or provide user indicators. The drivers also provide pulse width modulation (PWM) circuits to control the illumination levels of the LEDs. The ADC monitors signals entering the device, such as supply and charging voltages, and has multiple external ADC inputs for system use. The keypad interface implements a built-in scanning algorithm to decode hardware-based key presses and reduce software use. Multiple GPIOs can be used as interrupts when they are configured as inputs.


**Table 1-1. Device Information<sup>(1)</sup>**

PART NUMBER	PACKAGE (PIN)	BODY SIZE
TPS65950ZXN	nFBGA (209)	7.00 mm × 7.00 mm

(1) For more information, see , *Mechanical Packaging and Orderable Information*.

### 1.4 Functional Block Diagram

Figure 1-1 is a block diagram of the TPS65950 device.



032-003

Figure 1-1. TPS65950 Functional Block Diagram

## Table of Contents

<b>1</b>	<b>Device Overview</b> .....	<b><a href="#">1</a></b>	5.1	Power Module .....	<b><a href="#">33</a></b>
1.1	Features .....	<a href="#">1</a>	5.2	Real-Time Clock and Embedded Power Controller .....	<a href="#">65</a>
1.2	Applications .....	<a href="#">1</a>	5.3	Audio/Voice Module .....	<a href="#">66</a>
1.3	Description .....	<a href="#">2</a>	5.4	USB HS 2.0 OTG Transceiver .....	<a href="#">99</a>
1.4	Functional Block Diagram .....	<a href="#">3</a>	5.5	Battery Interface .....	<a href="#">113</a>
<b>2</b>	<b>Revision History</b> .....	<b><a href="#">5</a></b>	5.6	MADC .....	<a href="#">125</a>
<b>3</b>	<b>Terminal Configuration and Functions</b> .....	<b><a href="#">6</a></b>	5.7	LED Drivers .....	<a href="#">128</a>
3.1	Corner Balls .....	<a href="#">6</a>	5.8	Keyboard .....	<a href="#">129</a>
3.2	Ball Characteristics .....	<a href="#">7</a>	5.9	Clock Specifications .....	<a href="#">130</a>
3.3	Signal Description .....	<a href="#">12</a>	5.10	Debouncing Time .....	<a href="#">142</a>
<b>4</b>	<b>Specifications</b> .....	<b><a href="#">19</a></b>	5.11	External Components .....	<a href="#">143</a>
4.1	Absolute Maximum Ratings .....	<a href="#">19</a>	<b>6</b>	<b>Device and Documentation Support</b> .....	<b><a href="#">149</a></b>
4.2	Handling Ratings .....	<a href="#">19</a>	6.1	Device Support .....	<a href="#">149</a>
4.3	Recommended Operating Conditions .....	<a href="#">19</a>	6.2	Documentation Support .....	<a href="#">150</a>
4.4	Digital I/O Electrical Characteristics .....	<a href="#">20</a>	6.3	Community Resources .....	<a href="#">150</a>
4.5	Thermal Resistance Characteristics for ZXN Package .....	<a href="#">22</a>	6.4	Trademarks .....	<a href="#">150</a>
4.6	Minimum Voltages and Associated Currents .....	<a href="#">23</a>	6.5	Electrostatic Discharge Caution .....	<a href="#">151</a>
4.7	Timing Requirements and Switching Characteristics .....	<a href="#">24</a>	6.6	Export Control Notice .....	<a href="#">151</a>
<b>5</b>	<b>Detailed Description</b> .....	<b><a href="#">33</a></b>	6.7	Glossary .....	<a href="#">151</a>
			6.8	Additional Acronyms .....	<a href="#">151</a>


## 2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision E (January 2011) to Revision F</b>	<b>Page</b>
• Changed data sheet to new TI standards. ....	<u><a href="#">1</a></u>
• Added <a href="#">Section 1.2</a> , Applications .....	<u><a href="#">1</a></u>
• Changed Introduction to <a href="#">Section 1.3</a> , Description .....	<u><a href="#">2</a></u>
• Added <a href="#">Table 1-1</a> , Device Information .....	<u><a href="#">2</a></u>
• Changed ESD Specifications to <a href="#">Section 4.2</a> , Handling Ratings .....	<u><a href="#">19</a></u>
• Added <a href="#">Section 4.5</a> , Thermal Resistance Characteristics .....	<u><a href="#">22</a></u>
• Added <a href="#">Section 6</a> , Device and Documentation Support .....	<u><a href="#">149</a></u>

### 3 Terminal Configuration and Functions

Figure 3-1 shows the ball locations for the 209-ball plastic ball grid array (PBGA) package and is used with Table 3-1 to locate signal names and ball grid numbers.



**Figure 3-1. PBGA Bottom View**

#### 3.1 Corner Balls

The four corner balls (see the following list) are not usable for functional pins:

- Test
- TestV1
- Test.RESET
- TestV2

The eight corner adjacent balls are:

- RFID.EN
- UART1.TXD
- JTAG.TDI/BERDATA
- JTAG.CLK/BERCLK
- PCM.VFS
- PCM.VDX
- PCM.VDR
- PCM.VCK

### 3.2 Ball Characteristics

Table 3-1 describes the terminal characteristics and the signals multiplexed on each pin. The following list describes the column headings in Table 3-1:

1. Ball: Ball number(s) associated with each signal(s)
2. Pin Name: Names of all the signals that are multiplexed on each ball
3. A/D: Analog or digital signal
4. Type: Terminal type when a particular signal is multiplexed on the terminal
  - I = Input
  - O = Output
  - OD = Open drain
5. Reference Level: Voltage applied to the I/O cell (see the power module and battery charger interface [BCI] chapters for values).
6. PU/PD: Denotes the presence of an internal pullup or pulldown. Pullups and pulldowns can be enabled or disabled through software.
7. Min = Minimum value
8. Typ = Typical value
9. Max = Maximum value
10. Buffer Strength: Drive strength of the associated output buffer

**Table 3-1. Ball Characteristics**

Ball[1]	Pin Name[2]	A/D [3]	Type[4]	Reference Level RL[5]	PU[6] (kΩ)			PD[6] (kΩ)			Buffer Strength (mA)[10]
					Min[7]	Typ[8]	Max[9]	Min	Typ	Max	
H4	ADCIN0	A	I/O	VINTANA1.OUT							
J3	ADCIN1	A	I/O	VINTANA1.OUT							
G3	ADCIN2	A	I	VINTANA2.OUT							
P5	VCCS	A	I	VBAT + 0.2							
N5	VAC	A	Power	VACCHARGER							
P4	VBATS	A	I	VBAT							
N4	PCHGAC	A	I	VACCHARGER							
N6	PCHGUSB	A	I	VBUS							
N2	VPRECH	A	O	VPRECH							
N1	BCIAUTO	A	I	VPRECH							
P6	ICTLUSB1	A	O	VBUS							
P1	ICTLUSB2	A	O	VCCS							
N7	ICTLAC1	A	O	VACCHARGER							
P2	ICTLAC2	A	O	VCCS							
R5	VBAT	A	Power	VBAT							
P12	GPIO0/CD1	D	I/O	IO_1P8	75	100	202	59	100	144	8
	JTAG.TDO	D	I/O	IO_1P8							8
N12	GPIO1/CD2	D	I/O	IO_1P8	75	100	202	59	100	144	2
	JTAG.TMS	D	I	IO_1P8							
L4	GPIO2	D	I/O	IO_1P8	156	220	450	59	100	144	2
	Test1	D	I/O	IO_1P8							2
P13	GPIO15	D	I/O	IO_1P8	156	220	450	59	100	144	2
	Test2	D	I/O	IO_1P8							2
M4	GPIO6	D	I/O	IO_1P8	75	100	202	59	100	144	2
	PWM0	D	O	IO_1P8							4
	Test3	D	I/O	IO_1P8							2

**Table 3-1. Ball Characteristics (continued)**

Ball[1]	Pin Name[2]	A/D [3]	Type[4]	Reference Level RL[5]	PU[6] (kΩ)			PD[6] (kΩ)			Buffer Strength (mA)[10]
					Min[7]	Typ[8]	Max[9]	Min	Typ	Max	
N14	GPIO7	D	I/O	IO_1P8	75	100	202	59	100	144	2
	VIBRA.SYNC	D	I	IO_1P8							4
	PWM1	D	O	IO_1P8							2
	Test4	D	I/O	IO_1P8							2
J9	START.ADC	D	I	IO_1P8							
C13	SYSEN	D	OD/I	IO_1P8	4.7	7.35	10				2
C6	CLKEN	D	O	IO_1P8							2
D7	CLKEN2	D	O	IO_1P8							2
G10	CLKREQ	D	I	IO_1P8				60	100	146	
F10	INT1	D	O	IO_1P8							2
F9	INT2	D	O	IO_1P8							2
A13	NRESPWRON	D	O	IO_1P8							2
B13	NRESWARM	D	I	IO_1P8							2
A11	PWRON	D	I	VBAT							
B14	NC										
P7	NSLEEP1	D	I	IO_1P8							
G9	NSLEEP2	D	I	IO_1P8							
D13	CLK256FS <sup>(1)</sup>	D	O	IO_1P8							2
F8	VMODE1	D	I	IO_1P8							
K11	BOOT0	A/D	I/O	VBAT							
J11	BOOT1	A/D	I/O	VBAT							
A10	REGEN	D	OD	VBAT	5.5	8	12				2
H8	MSECURE	D	I	IO_1P8							
N16	VREF	A	Power	VREF							
N15	AGND	A	Power GND	GND							
C4	NC										
	I2C.SR.SDA	D	I/O	IO_1P8	2.5		3.4				12
D6	VMODE2	D	I	IO_1P8							2
	I2C.SR.SCL	D	I/O	IO_1P8	2.5		3.4				12
D4	I2C.CNTL.SDA	D	I/O	IO_1P8	2.5		3.4				12
D5	I2C.CNTL.SCL	D	I	IO_1P8	2.5		3.4				12
R1	PCM.VCK	D	I/O	IO_1P8							2
T2	PCM.VDR	D	I/O	IO_1P8							2
T15	PCM.VDX	D	I/O	IO_1P8							2
R16	PCM.VFS	D	I/O	IO_1P8							2
L3	I2S.CLK	D	I/O	IO_1P8							2
K6	I2S.SYNC	D	I/O	IO_1P8							2
K4	I2S.DIN	D	I	IO_1P8							2
K3	I2S.DOUT	D	O	IO_1P8							2
E2	MIC.MAIN.P	A	I	MICBIAS1.OUT							
F2	MIC.MAIN.M	A	I	MICBIAS1.OUT							
G2	MIC.SUB.P	A	I	MICBIAS2.OUT							
	DIG.MIC.0	A	I	VMIC1.OUT							
H2	MIC.SUB.M	A	I	MICBIAS2.OUT							
	DIG.MIC.1	A	I	VMIC2.OUT							
E3	HSMIC.P	A	I	VINTANA2.OUT							
F3	HSMIC.M	A	I	VINTANA2.OUT							
D10	VBAT.LEFT	A	Power	VBAT							
D9	VBAT.LEFT	A	Power	VBAT							
B9	IHF.LEFT.P	A	O	VBAT							
B10	IHF.LEFT.M	A	O	VBAT							
C10	GND.LEFT	A	Power GND	GND							
C9	GND.LEFT	A	Power GND	GND							
D12	VBAT.RIGHT	A	Power	VBAT							

(1) To avoid reflection on this pin caused by impedance mismatch, a serial resistance (Rs) of 33 Ω must be added.



**Table 3-1. Ball Characteristics (continued)**

Ball[1]	Pin Name[2]	A/D [3]	Type[4]	Reference Level RL[5]	PU[6] (kΩ)			PD[6] (kΩ)			Buffer Strength (mA)[10]
					Min[7]	Typ[8]	Max[9]	Min	Typ	Max	
D11	VBAT.RIGHT	A	Power	VBAT							
B11	IHF.RIGHT.P	A	O	VBAT							
B12	IHF.RIGHT.M	A	O	VBAT							
C12	GND.RIGHT	A	Power GND	GND							
C11	GND.RIGHT	A	Power GND	GND							
A6	EAR.P	A	O	VINTANA2.OUT							
A7	EAR.M	A	O	VINTANA2.OUT							
B4	HSOL	A	O	VINTANA2.OUT							
B7	PreDrv.LEFT	A	O	VINTANA2.OUT							
	VMID	A	Power	VINTANA2.OUT							
B5	HSOR	A	O	VINTANA2.OUT							
B8	PreDrv.RIGHT	A	O	VINTANA2.OUT							
	ADCIN7	A	I	VINTANA2.OUT							
F1	AUXL	A	I	VINTANA2.OUT							
G1	AUXR	A	I	VINTANA2.OUT							
D1	MICBIAS1.OUT	A	Power	VINTANA2.OUT							
	VMIC1.OUT	A	Power	VINTANA2.OUT							
D2	MICBIAS2.OUT	A	Power	VINTANA2.OUT							
	VMIC2.OUT	A	Power	VINTANA2.OUT							
E4	VHSMIC.OUT	A	Power	VINTANA2.OUT							
D3	MICBIAS.GND		Power GND	GND							
J4 / J6 / J7 / J8 / E5	AVSS1	A	Power GND	GND							
R10	AVSS2	A	Power GND	GND							
M15	AVSS3	A	Power GND	GND							
C7	AVSS4	A	Power GND	GND							
B1	UART1.TXD	D	OD	External 1.8 to 3.3 V							2
D8	GPIO8	D	I	IO_1P8	4.7	7.4	10	5.9	7	8.3	
	UART1.RXD	D	I	IO_1P8							
N11	RTSO/ CLK64K.OUT/ BERCLK.OUT	D	OD	VUSB.3P1							2
	ADCIN5	A	I	VINTANA2.OUT							
P11	CTSI/ BERDATA.OUT	D	OD/CMOS/I/O	VUSB.3P1	4.7	7.4	10				2
	ADCIN3	A	I	VINTANA2.OUT							
N8	TXAF	A	I	VUSB.3P1							
	ADCIN4	A	I	VINTANA2.OUT							
N9	RXAF	A	O	VUSB.3P1							
	ADCIN6	A	I	VINTANA2.OUT							
L10	MANU	D	I	VUSB.3P1	162	280	414				
N10	32KCLKOUT	D	O	IO_1P8							
P16	32KXIN	A	I	IO_1P8							
P15	32KXOUT	A	O	IO_1P8							
A14	HFCLKIN	A	I	IO_1P8							
R12	HFCLKOUT	D	O	IO_1P8							
R8	VBUS	A	Power	VBUS							
T10	DP/UART3.RXD	A	I/O	VBUS							2
T11	DN/UART3.TXD	A	I/O	VBUS							2
R11	ID	A	I/O	VBUS							2
L15	UCLK	D	I	IO_1P8							16
L14	STP	D	I	IO_1P8	75	100	202	59	100	144	16
	GPIO9	D	I/O	IO_1P8							2
L13	DIR	D	O	IO_1P8	75	100	202	59	100	144	16
	GPIO10	D	I/O	IO_1P8							2

Table 3-1. Ball Characteristics (continued)

Ball[1]	Pin Name[2]	A/D [3]	Type[4]	Reference Level RL[5]	PU[6] (kΩ)			PD[6] (kΩ)			Buffer Strength (mA)[10]
					Min[7]	Typ[8]	Max[9]	Min	Typ	Max	
M13	NXT	D	O	IO_1P8	75	100	202	59	100	144	16
	GPIO11	D	I/O	IO_1P8							2
K14	DATA0	D	I/O	IO_1P8							16
	UART4.TXD	D	I	IO_1P8							
K13	DATA1	D	I/O	IO_1P8							16
	UART4.RXD	D	O	IO_1P8							2
J14	DATA2	D	I/O	IO_1P8							16
	UART4.RTSI	D	I	IO_1P8							
J13	DATA3	D	I/O	IO_1P8	60	100	140	60	100	140	16
	UART4.CTSO	D	O	IO_1P8							16
	GPIO12	D	I/O	IO_1P8							75
G14	DATA4	D	I/O	IO_1P8	75	100	202	59	100	144	16
	GPIO14	D	I/O	IO_1P8							2
G13	DATA5	D	I/O	IO_1P8	75	100	202	59	100	144	16
	GPIO3	D	I/O	IO_1P8							2
F14	DATA6	D	I/O	IO_1P8	75	100	202	59	100	144	16
	GPIO4	D	I/O	IO_1P8							2
F13	DATA7	D	I/O	IO_1P8	75	100	202	59	100	144	16
	GPIO5	D	I/O	IO_1P8							2
T16	TEST.RESET	A/D	I	VBAT				30	50	70	
T1	TESTV1	A	I/O	VBAT							
A16	TESTV2	A	I/O	VINTANA2.OUT							
A1	TEST	D	I	IO_1P8				60	100	146	
A15	JTAG.TDI/ BERDATA	D	I	IO_1P8							
B16	JTAG.TCK/ BERCLK	D	I	IO_1P8							
R7	CP.IN	A	Power	VBAT/VBUS							
T7	CP.CAPP	A	O	CP.CAPP							
T6	CP.CAPM	A	O	CP.CAPM							
R6	CP.GND	A	Power GND	GND							
R9	VBAT.USB	A	Power	VBAT							
P9	VUSB.3P1	A	Power	VUSB.3P1							
L1	VAUX12S.IN	A	Power	VBAT							
M2	VAUX1.OUT	A	Power	VAUX1.OUT							
M3	VAUX2.OUT	A	Power	VAUX2.OUT							
H15	VPLLA3R.IN	A	Power	VBAT							
K16	VRTC.OUT	A	Power	VRTC.OUT							
H14	VPLL1.OUT	A	Power	VPLL1.OUT							
J15	VSDI.CSI.OUT	A	Power	VSDI.CSI.OUT							
G16	VAUX3.OUT	A	Power	VAUX3.OUT							
B2	VAUX4.IN	A	Power	VBAT							
B3	VAUX4.OUT	A	Power	VAUX4.OUT							
C1	VMMC1.IN	A	Power	VBAT							
C2	VMMC1.OUT	A	Power	VMMC1.OUT							
A3	VMMC2.IN	A	Power	VBAT							
A4	VMMC2.OUT	A	Power	VMMC2.OUT							
K2	VSIM.OUT	A	Power	VSIM.OUT							
P8	VINTUSB1P5. OUT	A	Power	VINTUSB1P5.OUT							
P10	VINTUSB1P8. OUT	A	Power	VINTUSB1P8.OUT							
K1	VDAC.IN	A	Power	VBAT							
L2	VDAC.OUT	A	Power	VDAC.OUT							
K15	VINT.IN	A	Power	VBAT							
H3	VINTANA1.OUT	A	Power	VINTANA1.OUT							

**Table 3-1. Ball Characteristics (continued)**

Ball[1]	Pin Name[2]	A/D [3]	Type[4]	Reference Level RL[5]	PU[6] (kΩ)			PD[6] (kΩ)			Buffer Strength (mA)[10]
					Min[7]	Typ[8]	Max[9]	Min	Typ	Max	
J2	VINTANA2.OUT	A	Power	VINTANA2.OUT							
B6	VINTANA2.OUT	A	Power	VINTANA2.OUT							
L16	VINTDIG.OUT	A	Power	VINTDIG.OUT							
E15	VDD1.IN	A	Power	VBAT							
E14	VDD1.IN	A	Power	VBAT							
D14	VDD1.IN	A	Power	VBAT							
D16	VDD1.SW	A	O	VBAT							
D15	VDD1.SW	A	O	VBAT							
C14	VDD1.SW	A	O	VBAT							
E13	VDD1.FB	A	I								
C16	VDD1.GND	A	Power GND	GND							
C15	VDD1.GND	A	Power GND	GND							
B15	VDD1.GND	A	Power GND	GND							
R13	VDD2.IN	A	Power	VBAT							
P14	VDD2.IN	A	Power	VBAT							
N13	VDD2.FB	A	I								
T13	VDD2.SW	A	O	VBAT							
R14	VDD2.SW	A	O	VBAT							
T14	VDD2.GND	A	Power GND	GND							
R15	VDD2.GND	A	Power GND	GND							
P3	VIO.IN	A	Power	VBAT							
R4	VIO.IN	A	Power	VBAT							
N3	VIO.FB	A	I								
R3	VIO.SW	A	O	VBAT							
T4	VIO.SW	A	O	VBAT							
R2	VIO.GND	A	Power GND	GND							
T3	VIO.GND	A	Power GND	GND							
M14	BKBAT	A	Power	VBACK							
C8	IO_1P8	A	Power	IO_1P8							
H13 / H9 / H10 / H11	DGND	A	Power GND	GND							
F16	LEDGND	A	Power GND	GND							
G11	GPIO13	D	I/O	IO_1P8	75	100	202	59	100	144	
	LEDSYNC	D	I	IO_1P8							
F15	LEDA	A	OD	VBAT							
	VIBRA.P	A	OD	VBAT							
G15	LEDB	A	OD	VBAT							
	VIBRA.M	A	OD	VBAT							
G8	KPD.C0	D	OD	IO_1P8							
H7	KPD.C1	D	OD	IO_1P8							
G6	KPD.C2	D	OD	IO_1P8							
F7	KPD.C3	D	OD	IO_1P8							
G7	KPD.C4	D	OD	IO_1P8							
F4	KPD.C5	D	OD	IO_1P8							
H6	KPD.C6	D	OD	IO_1P8							
G4	KPD.C7	D	OD	IO_1P8							
K9	KPD.R0	D	I	IO_1P8	8	10	12				
K8	KPD.R1	D	I	IO_1P8	8	10	12				
L8	KPD.R2	D	I	IO_1P8	8	10	12				
K7	KPD.R3	D	I	IO_1P8	8	10	12				
L9	KPD.R4	D	I	IO_1P8	8	10	12				
J10	KPD.R5	D	I	IO_1P8	8	10	12				
K10	KPD.R6	D	I	IO_1P8	8	10	12				
L7	KPD.R7	D	I	IO_1P8	8	10	12				

**Table 3-1. Ball Characteristics (continued)**

Ball[1]	Pin Name[2]	A/D [3]	Type[4]	Reference Level RL[5]	PU[6] (kΩ)			PD[6] (kΩ)			Buffer Strength (mA)[10]
					Min[7]	Typ[8]	Max[9]	Min	Typ	Max	
C3	GPIO16	D	I/O	IO_1P8	75	100	202	59	100	144	
	BT.PCM.VDR	D	I/O	IO_1P8							
	DIG.MIC.CLK0	D	O	IO_1P8							
C5	GPIO17	D	I/O	IO_1P8	75	100	202	59	100	144	
	BT.PCM.VDX	D	I/O	IO_1P8							
	DIG.MIC.CLK1	D	O	IO_1P8							
A2	RFID.EN	D	O	VMMC2.OUT							

### 3.3 Signal Description

Table 3-2 lists the signals on the TPS65950; some signals are available on multiple pins.

**Table 3-2. Signal Description**

Module	Signal Name	Description	Type <sup>(1)</sup>	Ball	Configuration By Default After Reset Released			Unused Features <sup>(2)</sup>
					Signal	Type <sup>(1)</sup>	Internal Pull or Not	
ADC	ADCIN0	Battery type	I/O	H4	ADCIN0	I		GND
	ADCIN1	Battery temperature	I/O	J3	ADCIN1	I		GND
	ADCIN2	General-purpose (GP) ADC input	I	G3	ADCIN2	I		GND
Charger	VCCS	Charge current sensing	I	P5	VCCS	I		Cap to GND <sup>(3)</sup>
	VAC	Charge device input voltage	Power	N5	VAC	Power		GND
	VBATS	Charge current sensing	I	P4	VBATS	I		Cap to GND <sup>(3)</sup>
	PCHGAC	ac precharge sense signal. Used also for EEPROM	I	N4	PCHGAC	I		GND
	PCHGUSB	USB precharge sense signal	I	N6	PCHGUSB	I		GND
	VPRECH	Precharge regulator output	O	N2	VPRECH	O		Cap to GND <sup>(3)</sup>
	BCIAUTO	Linear charge specific boot mode	I	N1	BCIAUTO	I		GND
	ICTLUSB1	USB power device control	O	P6	ICTLUSB1	O		Floating
	ICTLUSB2	USB power device control	O	P1	ICTLUSB2	O		Floating
	ICTLAC1	ac power device control	O	N7	ICTLAC1	O		Floating
	ICTLAC2	ac power device control	O	P2	ICTLAC2	O		Floating
GPIOs/ JTAG	VBAT	Battery voltage sensing	Power	R5	VBAT	Power		VBAT
	GPIO0/CD1	GPIO0/card detection 1	I/O	P12	GPIO0	I	PD	Floating
	JTAG.TDO	JTAG test data output	I/O					
	GPIO1/CD2	GPIO1/card detection 2	I/O	N12	GPIO1	I	PD	Floating
	JTAG.TMS	JTAG test mode state	I					
	GPIO2	GPIO2	I/O	L4	GPIO2	I	PD	Floating
	Test1	Test1 pin used in test mode only	I/O					
	GPIO15	GPIO15	I/O	P13	GPIO15	I	PD	Floating
	Test2	Test2 pin used in test mode only	I/O					
	GPIO6	GPIO6	I/O	M4	GPIO6	I	PD	Floating
	PWM0	Pulse width driver 0	O					
	Test3	Test3 pin used in test mode only (controlled by JTAG)	I/O	N14	GPIO7	I	PD	Floating
	GPIO7	GPIO7	I/O					
	VIBRA.SYNC	Vibrator on-off synchronization	I					
PWM1	Pulse width driver	O						
Test4	Test4 pin used in test mode only (controlled by JTAG)	I/O						
START.ADC	START.ADC	ADC conversion request	I	J9	START.ADC	I		GND

**Table 3-2. Signal Description (continued)**

Module	Signal Name	Description	Type <sup>(1)</sup>	Ball	Configuration By Default After Reset Released			Unused Features <sup>(2)</sup>
					Signal	Type <sup>(1)</sup>	Internal Pull or Not	
CONTROL	SYSEN	System enable output	OD/I	C13	SYSEN	OD	PU	Floating
	CLKEN	Clock enable	O	C6	CLKEN	O		Floating
	CLKEN2	Clock enable 2	O	D7	CLKEN2	O		Floating
	CLKREQ	Clock request	I	G10	CLKREQ	I	PD	GND
	INT1	Output interrupt line 1	O	F10	INT1	O		Floating
	INT2	Output interrupt line 2	O	F9	INT2	O		Floating
	NRESPWRON	Output control the NRESPWRON of the application processor	O	A13	NRESPWRON	O		Floating
	NRESWARM	Input, detect user action on the reset button	I	B13	NRESWARM	I		GND
	PWRON	Input, detect a control command to start or stop the system	I	A11	PWRON	I		VBAT
	NC	Not connected		B14	NC			Floating
	NSLEEP1	Sleep request from device 1	I	P7	NSLEEP1	I		GND
	NSLEEP2	Sleep request from device 2	I	G9	NSLEEP2	I		GND
	CLK256FS	Control for 256 × F <sub>S</sub> CLK output	O	D13	CLK256FS	O		Floating
	VMODE1	Digital voltage scaling linked with VDD1	I	F8	VMODE1	I		GND
	BOOT0	Boot pin 0	I	K11	BOOT0	I	PD	N/A
	BOOT1	Boot pin 1	I	J11	BOOT1	I	PD	N/A
	REGEN	Enable signal for external LDO	OD	A10	REGEN	OD	PU	Floating
MSECURE	Security and digital rights management	I	H8	MSECURE	I		N/A	
VREF	VREF	Reference voltage	Power	N16	VREF	Power		N/A
	AGND	Analog ground for reference voltage	Power GND	N15	AGND	Power GND		GND
I <sup>2</sup> C SmartReflex	NC	Not connected		C4	Signal not functional <sup>(4)</sup>			Floating
	I2C.SR.SDA	SmartReflex I <sup>2</sup> C data	I/O					
	VMODE2	Digital voltage scaling linked with VDD2	I	D6	VMODE2	I		GND
I <sup>2</sup> C	I2C.CNTL.SDA	GP I <sup>2</sup> C data	I/O	D4	I2C.CNTL.SDA	I/O	PU	N/A
	I2C.CNTL.SCL	GP I <sup>2</sup> C clock	I/O	D5	I2C.CNTL.SCL	I/O	PU	N/A
PCM	PCM.VCK	Data clock (voice port)	I/O	R1	PCM.VCK	I/O		Floating
	PCM.VDR	Data receive (voice port)	I/O	T2	PCM.VDR	I/O		GND
	PCM.VDX	Data transmit (voice port)	I/O	T15	PCM.VDX	I/O		Floating
	PCM.VFS	Frame synchronization (voice port)	I/O	R16	PCM.VFS	I/O		Floating
TDM	I2S.CLK	Clock signal (audio port)	I/O	L3	I2S.CLK	I/O		Floating
	I2S.SYNC	Synchronization signal (audio port)	I/O	K6	I2S.SYNC	I/O		Floating
	I2S.DIN	Data receive (audio port)	I	K4	I2S.DIN	I		GND
	I2S.DOUT	Data transmit (audio port)	O	K3	I2S.DOUT	O		Floating
ANA.MIC	MIC.MAIN.P	Main microphone left input (P)	I	E2	MIC.MAIN.P	I		Cap to GND
	MIC.MAIN.M	Main microphone left input (M)	I	F2	MIC.MAIN.M	I		Cap to GND
	MIC.SUB.P	Main microphone right input (P)	I	G2	MIC.SUB.P	I		Cap to GND
	DIG.MIC.0	Digital microphone 0 input data	I					
	MIC.SUB.M	Main microphone right input (M)	I	H2	MIC.SUB.M	I		Cap to GND
	DIG.MIC.1	Digital microphone 1 input data	I					
Headset microphone	HSMIC.P	Headset microphone input (P)	I	E3	HSMIC.P	I		Cap to GND
	HSMIC.M	Headset microphone input (M)	I	F3	HSMIC.M	I		Cap to GND

**Table 3-2. Signal Description (continued)**

Module	Signal Name	Description	Type <sup>(1)</sup>	Ball	Configuration By Default After Reset Released			Unused Features <sup>(2)</sup>
					Signal	Type <sup>(1)</sup>	Internal Pull or Not	
Hands-free	VBAT.LEFT	Battery voltage input	Power	D10	VBAT.LEFT	Power		VBAT
	VBAT.LEFT	Battery voltage input	Power	D9	VBAT.LEFT	Power		VBAT
	IHF.LEFT.P	Hands-free speaker output left (P)	O	B9	IHF.LEFT.P	O		Floating
	IHF.LEFT.M	Hands-free speaker output left (M)	O	B10	IHF.LEFT.M	O		Floating
	GND.LEFT	GND	Power GND	C10	GND.LEFT	Power GND		GND
	GND.LEFT	GND	Power GND	C9	GND.LEFT	Power GND		GND
	VBAT.RIGHT	Battery voltage input	Power	D12	VBAT.RIGHT	Power		VBAT
	VBAT.RIGHT	Battery voltage input	Power	D11	VBAT.RIGHT	Power		VBAT
	GND.RIGHT	GND	Power GND	C12	GND.RIGHT	Power GND		GND
	GND.RIGHT	GND	Power GND	C11	GND.RIGHT	Power GND		GND
	IHF.RIGHT.P	Hands-free speaker output right (P)	O	B11	IHF.RIGHT.P	O		Floating
	IHF.RIGHT.M	Hands-free speaker output right (M)	O	B12	IHF.RIGHT.M	O		Floating
Earpiece	EAR.P	Earpiece output differential output (P)	O	A6	EAR.P	O		Floating
	EAR.M	Earpiece output differential output (M)	O	A7	EAR.M	O		Floating
Headset	HSOL	Differential/single-ended headset left output	O	B4	HSOL	O		Floating
	PreDrv.LEFT	Predriver output left P for external class-D amplifier	O	B7	VMID	Power		Floating
	VMID	Pseudo-ground for headset output	Power					
	HSOR	Differential/single-ended headset right output (P)	O	B5	HSOR	O		Floating
	PreDrv.RIGHT	Predriver output right P for external class-D amplifier	O	B8	ADCIN7	I		GND
	ADCIN7	GP ADC input 7	I					
AUX input	AUXL	Auxiliary audio input left	I	F1	AUXL	I		Cap to GND
	AUXR	Auxiliary audio input right	I	G1	AUXR	I		Cap to GND
VMIC BIAS	MICBIAS1.OUT	Analog microphone bias 1	Power	D1	MICBIAS1.OUT	Power		Floating
	VMIC1.OUT	Digital microphone power supply 1	Power					
	MICBIAS2.OUT	Analog microphone bias 2	Power	D2	MICBIAS2.OUT	Power		Floating
	VMIC2.OUT	Digital microphone power supply 2	Power					
	VHSMIC.OUT	Headset microphone bias	Power	E4	VHSMIC.OUT	Power		Floating
	MICBIAS.GND	Dedicated ground for microphones	Power GND	D3	MICBIAS.GND	Power GND		GND
	AVSS1	Analog ground	Power GND	J4/J6/J7/J8/E5	AVSS1	Power GND		GND
	AVSS2			R10	AVSS2			
	AVSS3			M15	AVSS3			
	AVSS4			C7	AVSS4			
Headset UART	UART1.TXD	Headset UART transmit data	OD	B1	UART1.TXD	OD	PU	Floating
	GPIO8	GPIO8	I/O	D8	GPIO8	I	PD	Floating
	UART1.RXD	Headset universal asynchronous receiver/transmitter (UART) receive data/switch detection	I					

**Table 3-2. Signal Description (continued)**

Module	Signal Name	Description	Type <sup>(1)</sup>	Ball	Configuration By Default After Reset Released			Unused Features <sup>(2)</sup>
					Signal	Type <sup>(1)</sup>	Internal Pull or Not	
MCPC	RTSO/ CLK64K.OUT/ BERCLK.OUT	Ready-to-send output/ 64-kHz output clock/ Bit error ratio (BER) clock out in test mode	OD	N11	RTSO/ CLK64K.OUT/ BERCLK.OUT	OD		Floating
	ADCIN5	GP ADC input 5	I					
	CTSI/ BERDATA.OUT	Clear-to-send input/ BERDATAOUT in test mode	OD/ CMOS/ I/O	P11	CTSI/ BERDATA.OUT	OD		GND
	ADCIN3	GP ADC input 3	I					
	TXAF		I	N8	TXAF	I		Cap to GND
	ADCIN4	GP ADC input 4	I					
	RXAF		O	N9	RXAF	O		Floating
	ADCIN6	GP ADC input 6	I					
MANU	Manufacturer pin	I	L10	MANU	I	PU	Floating	
Clock	32KCLKOUT	Buffered output of the 32-kHz digital clock	O	N10	32KCLKOUT	O		Floating
	32KXIN	Input of the 32-kHz oscillator	I	P16	32KXIN	I		N/A
	32KXOUT	Output of the 32-kHz oscillator	O	P15	32KXOUT	O		Floating
	HFCLKIN	Input of the digital (or sine) HS clock	I	A14	HFCLKIN	I		N/A
	HFCLKOUT	HS clock output	O	R12	HFCLKOUT	O		Floating
USB PHY	VBUS	VBUS power rail	Power	R8	VBUS	Power		N/A
	DP/ UART3.RXD	USB data P/USB carkit receive data/UART3 receive data	I/O	T10	DP/UART3.RXD	I/O		N/A
	DN/ UART3.TXD	USB data N/USB carkit transmit data/UART3 transmit data	I/O	T11	DN/UART3.TXD	I/O		N/A
	ID	USB ID	I/O	R11	ID	I/O		Connected to VRUSB3V1
ULPI	UCLK	HS USB clock	I	L15	UCLK	O		Floating
	STP	HS USB stop	I	L14	STP	I	PU	Floating
	GPIO9	GPIO9	I/O					
	DIR	HS USB direction	O	L13	DIR	O		Floating
	GPIO10	GPIO10	I/O					
	NXT	HS USB next	O	M13	NXT	O		Floating
	GPIO11	GPIO11	I/O					
	DATA0	HS USB Data0	I/O	K14	DATA0	O		Floating
	UART4.TXD	UART4.TXD	I					
	DATA1	HS USB Data1	I/O	K13	DATA1	O		Floating
	UART4.RXD	UART4.RXD	O					
	DATA2	HS USB Data2	I/O	J14	DATA2	O		Floating
	UART4.RTSI	UART4.RTSI	I					
	DATA3	HS USB Data3	I/O	J13	DATA3	O		Floating
	UART4.CTSO	UART4.CTSO	O					
	GPIO12	GPIO12	I/O	G14	DATA4	O		Floating
	DATA4	HS USB Data4	I/O					
	GPIO14	GPIO14	I/O	G13	DATA5	O		Floating
	DATA5	HS USB Data5	I/O					
	GPIO3	GPIO3	I/O	F14	DATA6	O		Floating
DATA6	HS USB Data6	I/O						
GPIO4	GPIO4	I/O	F13	DATA7	O		Floating	
DATA7	HS USB Data7	I/O						
GPIO5	GPIO5	I/O						

**Table 3-2. Signal Description (continued)**

Module	Signal Name	Description	Type <sup>(1)</sup>	Ball	Configuration By Default After Reset Released			Unused Features <sup>(2)</sup>
					Signal	Type <sup>(1)</sup>	Internal Pull or Not	
Test	Test.RESET	Reset T2 device (except power state-machine)	I	T16	Test.RESET	I	PD	GND
	TestV1	Analog test	I/O	T1	TestV1	I/O		Floating
	TestV2	Analog test	I/O	A16	TestV2	I/O		Floating
	Test	Selection between JTAG mode and application mode for JTAG/GPIOs (with PU or PD)	I	A1	Test	I	PD	Floating
	JTAG.TDI/ BERDATA	JTAG.TDI/BERDATA	I	A15	JTAG.TDI/ BERDATA	I		GND
	JTAG.TCK/ BERCLK	JTAG.TCK/BERCLK	I	B16	JTAG.TCK/ BERCLK	I		GND
USB CP	CP.IN	CP input voltage	Power	R7	CP.IN	Power		VBAT
	CP.CAPP	CP flying capacitor P	O	T7	CP.CAPP	O		Floating
	CP.CAPM	CP flying capacitor M	O	T6	CP.CAPM	O		Floating
	CP.GND	CP ground	Power GND	R6	CP.GND	Power GND		GND
VBAT.USB	VBAT.USB	USB LDOs (VINTUSB1P5, VINTUSB1P8, VUSB.3P1) VBAT	Power	R9	VBAT.USB	Power		VBAT
USB.LDO	VUSB.3P1	USB LDO output	Power	P9	VUSB.3P1	Power		N/A
VAUX1	VAUX12S.IN	VAUX1/VAUX2/VSIM LDO input voltage	Power	L1	VAUX12S.IN	Power		VBAT
	VAUX1.OUT	VAUX1 LDO output voltage	Power	M2	VAUX1.OUT	Power		Floating
VAUX2	VAUX2.OUT	VAUX2 LDO output voltage	Power	M3	VAUX2.OUT	Power		Floating
VPLLA3R	VPLLA3R.IN	Input for VPLL1, VPLL2, VAUX3, VRTC LDOs	Power	H15	VPLLA3R.IN	Power		VBAT
VRTC	VRTC.OUT	VRTC internal LDO output (internal use only)	Power	K16	VRTC.OUT	Power		N/A
VPLL1	VPLL1.OUT	LDO output voltage	Power	H14	VPLL1.OUT	Power		Floating
VPLL2	VSDI.CSI.OUT	Output voltage of the regulator	Power	J15	VSDI.CSI.OUT	Power		Floating
VAUX3	VAUX3.OUT	VAUX3 LDO output voltage	Power	G16	VAUX3.OUT	Power		Floating
VAUX4	VAUX4.IN	VAUX4 LDO input voltage	Power	B2	VAUX4.IN	Power		VBAT
	VAUX4.OUT	VAUX4 LDO output voltage	Power	B3	VAUX4.OUT	Power		Floating
VMC1	VMC1.IN	VMC1 LDO input voltage	Power	C1	VMC1.IN	Power		VBAT
	VMC1.OUT	VMC1 LDO output voltage	Power	C2	VMC1.OUT	Power		Floating
VMC2	VMC2.IN	VMC2 LDO input voltage	Power	A3	VMC2.IN	Power		VBAT
	VMC2.OUT	VMC2 LDO output voltage	Power	A4	VMC2.OUT	Power		Floating
VSIM	VSIM.OUT	VSIM LDO output voltage	Power	K2	VSIM.OUT	Power		Floating
VINTUSB1 P5	VINTUSB1P5. OUT	VINTUSB1P5 internal LDO output (internal use only)	Power	P8	VINTUSB1P5. OUT	Power		Floating
VINTUSB1 P8	VINTUSB1P8. OUT	VINTUSB1P8 internal LDO output (internal use only)	Power	P10	VINTUSB1P8. OUT	Power		Floating
Video DAC	VDAC.IN	Input for VDAC, VINTANA1, and VINTANA2 LDOs	Power	K1	VDAC.IN	Power		VBAT
	VDAC.OUT	Output voltage of the regulator	Power	L2	VDAC.OUT	Power		Floating
VINT	VINT.IN	Input for VINTDIG LDO	Power	K15	VINT.IN	Power		VBAT
VINTANA1	VINTANA1. OUT	VINTANA1 internal LDO output (internal use only)	Power	H3	VINTANA1.OUT	Power		N/A
VINTANA2	VINTANA2. OUT	VINTANA2 internal LDO output (internal use only)	Power	J2	VINTANA2.OUT	Power		N/A
	VINTANA2. OUT	VINTANA2 internal LDO output (internal use only)	Power	B6	VINTANA2.OUT	Power		N/A
VINTDIG	VINTDIG.OUT	VINTDIG internal LDO output (internal use only)	Power	L16	VINTDIG.OUT	Power		N/A



**Table 3-2. Signal Description (continued)**

Module	Signal Name	Description	Type <sup>(1)</sup>	Ball	Configuration By Default After Reset Released			Unused Features <sup>(2)</sup>
					Signal	Type <sup>(1)</sup>	Internal Pull or Not	
VDD1	VDD1.IN	VDD1 DC-DC input voltage	Power	E15	VDD1.IN	Power		VBAT
	VDD1.IN	VDD1 DC-DC input voltage	Power	E14	VDD1.IN	Power		VBAT
	VDD1.IN	VDD1 DC-DC input voltage	Power	D14	VDD1.IN	Power		VBAT
	VDD1.SW	VDD1 DC-DC switch	O	D16	VDD1.SW	O		Floating
	VDD1.SW	VDD1 DC-DC switch	O	D15	VDD1.SW	O		Floating
	VDD1.SW	VDD1 DC-DC switch	O	C14	VDD1.SW	O		Floating
	VDD1.FB	VDD1 DC-DC output voltage (feedback)	I	E13	VDD1.FB	I		GND
	VDD1.GND	VDD1 DC-DC ground	Power GND	C16	VDD1.GND	Power GND		GND
	VDD1.GND	VDD1 DC-DC ground	Power GND	C15	VDD1.GND	Power GND		GND
	VDD1.GND	VDD1 DC-DC ground	Power GND	B15	VDD1.GND	Power GND		GND
VDD2	VDD2.IN	VDD2 DC-DC input voltage	Power	R13	VDD2.IN	Power		VBAT
	VDD2.IN	VDD2 DC-DC input voltage	Power	P14	VDD2.IN	Power		VBAT
	VDD2.FB	VDD2 DC-DC output voltage (feedback)	I	N13	VDD2.FB	I		GND
	VDD2.SW	VDD2 DC-DC switch	O	T13	VDD2.SW	O		Floating
	VDD2.SW	VDD2 DC-DC switch	O	R14	VDD2.SW	O		Floating
	VDD2.GND	VDD2 DC-DC ground	Power GND	T14	VDD2.GND	Power GND		GND
	VDD2.GND	VDD2 DC-DC ground	Power GND	R15	VDD2.GND	Power GND		GND
VIO	VIO.IN	VIO DC-DC input voltage	Power	P3	VIO.IN	Power		VBAT
	VIO.IN	VIO DC-DC input voltage	Power	R4	VIO.IN	Power		VBAT
	VIO.FB	VIO DC-DC output voltage (feedback)	I	N3	VIO.FB	I		GND
	VIO.SW	VIO DC-DC switch	O	R3	VIO.SW	O		Floating
	VIO.SW	VIO DC-DC switch	O	T4	VIO.SW	O		Floating
	VIO.GND	VIO DC-DC ground	Power GND	R2	VIO.GND	Power GND		GND
	VIO.GND	VIO DC-DC ground	Power GND	T3	VIO.GND	Power GND		GND
Backup battery	BKBAT	Backup battery	Power	M14	BKBAT	Power		GND
Digital VDD	IO.1P8	TPS65950 I/O input	Power	C8	IO.1P8	Power		N/A
Digital ground	DGND	Digital ground	Power GND	H13 / H9 / H10 / H11	DGND	Power GND		GND
LED driver	LEDGND	LED driver ground	Power GND	F16	LEDGND	Power GND		GND
	GPIO13	GPIO13	I/O	G11	GPIO13	I	PD	Floating
	LEDSYNC	LED synchronization input	I					
	LEDA	LED leg A	OD	F15	Signal not functional <sup>(4)</sup>			Floating
	VIBRA.P	H-bridge vibrator P						
	LEDB	LED leg B	OD	G15	Signal not functional <sup>(4)</sup>			Floating
	VIBRA.M	H-bridge vibrator M						

**Table 3-2. Signal Description (continued)**

Module	Signal Name	Description	Type <sup>(1)</sup>	Ball	Configuration By Default After Reset Released			Unused Features <sup>(2)</sup>
					Signal	Type <sup>(1)</sup>	Internal Pull or Not	
Keypad	KPD.C0	Keypad column 0	OD	G8	KPD.C0	OD		Floating
	KPD.C1	Keypad column 1	OD	H7	KPD.C1	OD		Floating
	KPD.C2	Keypad column 2	OD	G6	KPD.C2	OD		Floating
	KPD.C3	Keypad column 3	OD	F7	KPD.C3	OD		Floating
	KPD.C4	Keypad column 4	OD	G7	KPD.C4	OD		Floating
	KPD.C5	Keypad column 5	OD	F4	KPD.C5	OD		Floating
	KPD.C6	Keypad column 6	OD	H6	KPD.C6	OD		Floating
	KPD.C7	Keypad column 7	OD	G4	KPD.C7	OD		Floating
	KPD.R0	Keypad row 0	I	K9	KPD.R0	I	PU	Floating
	KPD.R1	Keypad row 1	I	K8	KPD.R1	I	PU	Floating
	KPD.R2	Keypad row 2	I	L8	KPD.R2	I	PU	Floating
	KPD.R3	Keypad row 3	I	K7	KPD.R3	I	PU	Floating
	KPD.R4	Keypad row 4	I	L9	KPD.R4	I	PU	Floating
	KPD.R5	Keypad row 5	I	J10	KPD.R5	I	PU	Floating
	KPD.R6	Keypad row 6	I	K10	KPD.R6	I	PU	Floating
	KPD.R7	Keypad row 7	I	L7	KPD.R7	I	PU	Floating
Bluetooth/ digital microphone	GPIO16	Bluetooth PCM receive data	I/O	C3	GPIO16	I	PD	Floating
	BT.PCM.VDR	GPIO16	I/O					
	DIG.MIC.CLK0	Digital microphone clock 0	O					
	GPIO17	GPIO17	I/O	C5	GPIO17	I	PD	Floating
	BT.PCM.VDX	Bluetooth PCM transmit data						
	DIG.MIC.CLK1	Digital microphone clock 1						
RFID	RFID.EN	Enable for the radio frequency identification (RFID) device	O	A2	RFID.EN	O		Floating

(1) I = Input; O = Output; OD = Open drain

(2) This column provides the connection when the associated feature is not used or not connected. When there is a pin muxing, not all functions on the muxed pin are used. But even if a function is not used, the Default Configuration column applies.

Connection criteria:

- Analog pins:
  - For input: GND
  - For output: Floating (except VPRECH is connected to GND)
  - For I/O if input by default: GND (except for audio features input: capacitor to ground with a 100-nF typical value capacitor)
- Digital pins:
  - For input: GND (except keypad and STP are left floating)
  - For input and pullup: Floating
  - For output: Floating
  - For I/O and pullup: Floating

N/A (not applicable): When the associated feature is mandatory for good functioning of the TPS65950.

- (3) The VPRECH, VBATS, and VCCS signals must be connected to each other and with the CPRECH capacitor to GND (see [Section 5.5.2.3, Configuration with BCI Not Used](#)).
- (4) Signal not functional indicates that no signal is presented on the pad after a release reset.

## 4 Specifications

### 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

Parameter	Test Conditions	Min	Typ	Max	Unit
Main battery supply voltage <sup>(1)</sup>		2.1		4.5	V
Voltage on any input	Where supply represents the voltage applied to the power supply pin associated with the input	0.0		1.0*Supply	V
Storage temperature range		-55		125	°C
Ambient temperature range		-40		85	°C
Junction temperature (T <sub>J</sub> )	At 1.4W (Theta JB 11°C/W 2S2P board)			105	°C
Junction temperature (T <sub>J</sub> ) for parametric compliance		-40		105	°C

(1) The product can tolerate voltage spikes of 5.2 V for a total duration of 10 milliseconds.

### 4.2 Handling Ratings

		MIN	MAX	UNIT		
T <sub>stg</sub>	Storage temperature range	-45	150	°C		
V <sub>ESD</sub>	Electrostatic discharge (ESD) performance:	Human Body Model (HBM), per ANSI/ESDA/JEDEC JS001 <sup>(1)</sup>	Internal pins	-1	1	kV
			External pins <sup>(2)</sup>	-2	2	
		Charged Device Model (CDM), per JESD22-C101 <sup>(3)</sup>	All pins	-500	500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) List of external pins: VAC, VBUS, DP/UART3.RXD, DN/UART3.TXD, ID, VPLL1.OUT, VMMC1.OUT, VMMC2.OUT, VSIM.OUT.

(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Parameter	Min	Typ	Max	Unit
Main battery supply voltage	2.7 <sup>(1)</sup>	3.6	4.5	V
Backup battery supply voltage	1.8	3.2	3.3	V
Ambient temperature range	-40		85	°C

(1) 2.7 V is the minimum threshold for the battery at which the device will turn OFF. However, the minimum voltage at which the device will power ON is 3.2 V ±100 mV (if PWRON does not have a switch and is connected to VBAT) considering battery plug as the device switch on event. If PWRON has a switch then 3.2 V is the minimum for the device to turn ON.

### 4.4 Digital I/O Electrical Characteristics<sup>(1)</sup>

Pin Name	VOL (V)		VOH (V)		VIL (V)		VIH (V)		Max Freq (MHz)	Load (pF) Output Mode	Rise Time (ns)	Fall Time (ns)
	Min	Max	Min	Max	Min	Max	Min	Max				
GPI00/CD1	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	33	30	5.2	5.2
JTAG.TDO												
GPI00/CD2	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	33	30	5.2	5.2
JTAG.TMS												
GPI02	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	5.2	5.2
Test1												
GPI015	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	5.2	5.2
Test2												
GPI016	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	5.2	5.2
PWM0												
Test3												
GPI017	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	5.2	5.2
VIBRA.SYNC												
PWM1												
Test4												
START.ADC	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	6		16.7	16.7
SYSEN	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL			5.2	5.2
CLKEN	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.3	33.3
CLKEN2	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.3	33.3
CLKREQ	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3		33.3	33.3
INT1	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.3	33.3
INT2	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.3	33.3
NRESPWRON	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.3	33.3
NRESWARM	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.3	33.3
PWRON					0	0.35x1.8V	0.65x1.8V	VBAT	3		33.3	33.3
NSLEEP1	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3		33.3	33.3
NSLEEP2	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3		33.3	33.3
CLK256FS	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	12.288	30	16.3	16.3
VMODE1	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3		33.3	33.3
BOOT0	0							RL	3		33.3	33.3
BOOT1	0							RL	3		33.3	33.3
REGEN	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.3	33.3
MSECURE	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3		33.3	33.3
I2C.SR.SDA	0	0.4			-0.5	0.3xRL	0.7xRL	RL+0.5	3.4	Up to 400		
VMODE2	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3.4		29.4	29.4
I2C.SR.SCL	0	0.4			-0.5	0.3xRL	0.7xRL	RL+0.5	3.4		10.0	10.0
I2C.CNTL.SDA	0	0.4			-0.5	0.3xRL	0.7xRL	RL+0.5	3.4	Up to 400		
I2C.CNTL.SCL	0	0.4			-0.5	0.3xRL	0.7xRL	RL+0.5	3.4		10.0	10.0
PCM.VCK	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	1	30	100.0	33.0
PCM.VDR	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	1	30	100.0	100.0
PCM.VDX	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	1	30	100.0	33.0
PCM.VFS	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	1	30	33.0	33.0
I2S.CLK	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	6.5	30	33.0	33.0
I2S.SYNC	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	6.5	30	33.0	33.0
I2S.DIN	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3.25	30	33.0	33.0
I2S.DOUT	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3.25	30	29.0	29.0
UART1.TXD	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.0	33.0
GPI08	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3		33.0	33.0
UART1.RXD												

- (1)
- RL: Reference level voltage applied to the I/O cell
  - VOL: Low-level output voltage
  - VOH: High-level output voltage
  - VIL: Low-level input voltage
  - VIH: High-level input voltage

**Digital I/O Electrical Characteristics<sup>(1)</sup> (continued)**

Pin Name	VOL (V)		VOH (V)		VIL (V)		VIH (V)		Max Freq (MHz)	Load (pF) Output Mode	Rise Time (ns)	Fall Time (ns)
	Min	Max	Min	Max	Min	Max	Min	Max				
RTSO/CLD64K.OUT/ BERCLK.OUT	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.0	33.0
CTS/BERDATA.OUT	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.0	33.0
MANU	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3		33.0	33.0
32KCLKOUT	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.032	30	16	16
HFCLKOUT	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	38.4	30	2.6	2.6
UCLK	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	60	10	1.0	1.0
STP												
GPIO9	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
DIR												
GPIO10	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
NXT												
GPIO11	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
DATA0												
UART4.TXD	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
DATA1												
UART4.RXD	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
DATA2												
UART4.RTSI	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
DATA3												
UART4.CTSO	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
GPIO12	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
DATA4												
GPIO14	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
DATA5												
GPIO3	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
DATA6												
GPIO4	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
DATA7												
GPIO5	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	30	10	1.0	1.0
Test.RESET	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3		33.0	33.0
Test	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	29.0	29.0
JTAG.TDI/ BERDATA	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3		33.0	33.0
JTAG.TCK/ BERDATA	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3		33.0	33.0
GPIO13												
LEDSYNC	0	0.45	RL-0.45	RL	0	0.35xRL	0.35xRL		3	30	33.3	33.3
KPD.C0	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033	30	29.0	29.0
KPD.C1	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033	30	29.0	29.0
KPD.C2	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033	30	29.0	29.0
KPD.C3	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033	30	29.0	29.0
KPD.C4	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033	30	29.0	29.0
KPD.C5	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033	30	29.0	29.0
KPD.C6	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033	30	29.0	29.0
KPD.C7	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033	30	29.0	29.0
KPD.R0	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033		3051.8	3051.8
KPD.R1	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033		3051.8	3051.8
KPD.R2	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033		3051.8	3051.8
KPD.R3	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033		3051.8	3051.8
KPD.R4	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033		3051.8	3051.8
KPD.R5	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033		3051.8	3051.8
KPD.R6	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033		3051.8	3051.8
KPD.R7	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	0.033		3051.8	3051.8
GPIO16	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.3	33.3
DIG.MIC.CLK0	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	2.4	30	41.7	41.7

## Digital I/O Electrical Characteristics<sup>(1)</sup> (continued)

Pin Name	VOL (V)		VOH (V)		VIL (V)		VIH (V)		Max Freq (MHz)	Load (pF) Output Mode	Rise Time (ns)	Fall Time (ns)
	Min	Max	Min	Max	Min	Max	Min	Max				
BT.PCM.VDX	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	1	30	100.0	100.0
GPIO17	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	3	30	33.3	33.3
DIG.MIC.CLK1	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	2.4	30	41.7	41.7
BT.PCM.VDX	0	0.45	RL-0.45	RL	0	0.35xRL	0.65xRL	RL	1	30	100.0	100.0
RFID.EN												

## 4.5 Thermal Resistance Characteristics for ZXN Package

NAME	DESCRIPTION	°C/W <sup>(1)</sup> (2)	AIR FLOW (m/s) <sup>(3)</sup>
R $\theta_{JC}$	Junction-to-case (top)	12.9	0.00
R $\theta_{JB}$	Junction-to-board	11.2	0.00
R $\theta_{JA}$ (High k PCB)	Junction-to-free air	37.6	0.00
Psi $_{JT}$	Junction-to-package top	0.2	0.00
Psi $_{JB}$	Junction-to-board	9.5	0.00

(1) °C/W = degrees Celsius per watt.

(2) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [R $\theta_{JC}$ ] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

- JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)*
- JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
- JESD51-9, *Test Boards for Area Array Surface Mount Package Thermal Measurements*

(3) m/s = meters per second.

#### 4.6 Minimum Voltages and Associated Currents

Category	Pin and Module	Maximum Current Specified (mA)	Output Voltage (V)	VBAT Minimum (V)
VBAT pin name	VDD_VPLLA3R_IN_6POV	340		
Internal module supplied	VPLL1 (LDO)	40	1.0 / 1.2 / 1.3 / 1.8 / 2.8 / 3.0	Maximum (2.7, output voltage selected + 250 mV)
	VPLL2 (LDO)	100	0.7 / 1.0 / 1.2 / 1.3 / 1.5 / 1.8 / 1.85 / 2.5 / 2.6 / 2.8 / 2.85 / 3.0 / 3.15	Maximum (2.7, output voltage selected + 250 mV)
	VAUX3 (LDO)	200	1.5 / 1.8 / 2.5 / 2.8 / 3.0	Maximum (2.7, output voltage selected + 250 mV)
	VDD1 core (DCDC)	< 1		2.7
	VDD2 core (DCDC)	< 1		2.7
	SYSPOR (power ref)	< 1		2.7
	PBIAS (power ref)	< 1		2.7
VBAT pin name	VDD_VDAC_IN_6POV	370		
Internal module supplied	VDAC (LDO)	70	1.2 / 1.3 / 1.8	Maximum (2.7, output voltage selected + 250 mV)
	VINTANA1 (LDO)	50	1.5	Maximum (2.7, output voltage selected + 250 mV)
	VINTANA2 (LDO)	250	2.5 / 2.75	Maximum (2.7, output voltage selected +250 mV)
	VIO core (DCDC)	< 1		2.7
	VAUX4 core (LDO)	< 1		2.7
VBAT pin name	VDD_VAUX12S_IN_6POV	350		
Internal module supplied	VAUX1 (LDO)	200	1.5 / 1.8 / 2.5 / 2.8 / 3.0	Maximum (2.7, output voltage selected + 250 mV)
	VAUX2 (LDO)	100	1.3 / 1.5 / 1.6 / 1.7 / 1.8 / 1.9 / 2.0 / 2.1 / 2.2 / 2.3 / 2.4 / 2.5 / 2.8	Maximum (2.7, output voltage selected + 250 mV)
	VSIM (LDO)	50	1.0 / 1.2 / 1.3 / 1.8 / 2.8 / 3.0	Maximum (2.7, output voltage selected + 250 mV)
VBAT pin name	VDD_VMMC2_IN_6POV	100		
	VMMC2 (LDO)	100	1.0 / 1.2 / 1.3 / 1.5 / 1.8 / 1.85 / 2.5 / 2.6 / 2.8 / 2.85 / 3.0 / 3.15	Maximum (2.7, output voltage selected + 250 mV)
	Power_REGBATT	0.001		2.7
VBAT pin name	VDD_VMMC1_IN_6POV	220		
	VMMC1 (LDO)	220	1.85 / 2.85 / 3.0 / 3.15	Maximum (2.7, output voltage selected + 250 mV)
	Power_REGBATT	0.001		2.7
VBAT pin name	VDD_VINT_IN_6POV	131		
Internal module supplied	VINTDIG (LDO)	80	1.0 / 1.2 / 1.3 / 1.5	Maximum (2.7, output voltage selected + 250 mV)
	VRRTC (LDO)	30	1.5	Maximum (2.7, output voltage selected + 250 mV)
	VBACKUP (LDO)	1	2.5 / 3.0 / 3.1 / 3.2	Maximum (2.7, output voltage selected + 250 mV)
VBAT pin name	VDD_VAUX4_IN_6POV	100		
	VAUX4 (LDO)	100	0.7 / 1.0 / 1.2 / 1.3 / 1.5 / 1.8 / 1.85 / 2.5 / 2.6 / 2.8 / 2.85 / 3.0 / 3.15	output voltage selected + 250 mV

## 4.7 Timing Requirements and Switching Characteristics

### 4.7.1 Timing Parameters

The timing parameter symbols used in the timing requirement and switching characteristic tables are created in accordance with JEDEC Standard 100. To shorten the symbols, some pin names and other related terminologies are abbreviated as shown in [Table 4-1](#).

**Table 4-1. Timing Parameters**

Lowercase Subscripts	
Symbol	Parameter
c	Cycle time (period)
d	Delay time
dis	Disable time
en	Enable time
h	Hold time
su	Setup time
START	Start-bit
t	Transition time
v	Valid time
w	Pulse duration (width)
X	Unknown, changing, or don't care level
H	High
L	Low
V	Valid
IV	Invalid
AE	Active edge
FE	First edge
LE	Last edge
Z	High impedance



### 4.7.2 Target Frequencies

Table 4-2 assumes testing over the recommended operating conditions.

Table 4-2. TPS65950 Interface Target Frequencies

I/O Interface	Interface Designation		Target Frequency
			1.5 V
SmartReflex I <sup>2</sup> C GP I <sup>2</sup> C	I <sup>2</sup> C interface	Slave HS mode	3.6 Mbps
		Slave fast-speed mode	400 kbps
		Slave standard mode	100 kbps
USB	USB	HS	480 Mbps
		FS	12 Mbps
		LS	1.5 Mbps
JTAG	RealView® ICE tool		30 MHz
	XDS560 and XDS510 tools		30 MHz
	Lauterbach™ tool		30 MHz
TDM/I2S	Inter-IC sound (I2S™)		1/(64 * Fs) <sup>(1)</sup>
	Right-justified		1/(64 * Fs) <sup>(1)</sup>
	Left-justified		1/(64 * Fs) <sup>(1)</sup>
	TDM		1/(128 * Fs) <sup>(1)</sup>
Voice/Bluetooth PCM interface	PCM (master mode)		1/(65 * Fs) <sup>(2)</sup>
	PCM (slave mode)		1/(33 to 65 * Fs) <sup>(2)</sup>

(1) Fs = 8 to 48 kHz; 96 kHz for RX path only (TDM/I2S interface)

(2) Fs = 8 or 16 kHz (voice/Bluetooth PCM interface)

### 4.7.3 I<sup>2</sup>C Timing

The TPS65950 provides two I<sup>2</sup>C HS slave interfaces (one for GP and one for SmartReflex). These interfaces support the standard mode (100 kbps), fast mode (400 kbps), and HS mode (3.4 Mbps). The GP I<sup>2</sup>C module embeds four slave hard-coded addresses (ID1 = 48h, ID2 = 49h, ID3 = 4Ah, and ID4 = 4Bh). The SmartReflex I<sup>2</sup>C module uses one slave hard-coded address (ID5). Master mode is not supported.

Table 4-3 and Table 4-4 assume testing over the recommended operating conditions (see Figure 4-1).




Figure 4-1. I<sup>2</sup>C Interface—Transmit and Receive in Slave Mode

**Table 4-3. I<sup>2</sup>C Interface Timing Requirements<sup>(1)(2)</sup>**

Notation	Parameter		Min	Max	Unit
<b>Slave HS Mode</b>					
I3	t <sub>su</sub> (SDA-SCLH)	Setup time, SDA valid to SCL high	10		ns
I4	t <sub>h</sub> (SCLL-SDA)	Hold time, SDA valid from SCL low	0	70	ns
I7	t <sub>su</sub> (SCLH-SDAL)	Setup time, SCL high to SDA low	160		ns
I8	t <sub>h</sub> (SDAL-SCLL)	Hold time, SCL low from SDA low	160		ns
I9	t <sub>su</sub> (SDAH-SCLH)	Setup time, SDA high to SCL high	160		ns
<b>Slave Fast-Speed Mode</b>					
I3	t <sub>su</sub> (SDA-SCLH)	Setup time, SDA valid to SCL high	100		ns
I4	t <sub>h</sub> (SCLL-SDA)	Hold time, SDA valid from SCL low	0	0.9	ns
I7	t <sub>su</sub> (SCLH-SDAL)	Setup time, SCL high to SDA low	0.6		ns
I8	t <sub>h</sub> (SDAL-SCLL)	Hold time, SCL low from SDA low	0.6		ns
I9	t <sub>su</sub> (SDAH-SCLH)	Setup time, SDA high to SCL high	0.6		ns
<b>Slave Standard Mode</b>					
I3	t <sub>su</sub> (SDA-SCLH)	Setup time, SDA valid to SCL high	250		ns
I4	t <sub>h</sub> (SCLL-SDA)	Hold time, SDA valid from SCL low	0		ns
I7	t <sub>su</sub> (SCLH-SDAL)	Setup time, SCL high to SDA low	4.7		ns
I8	t <sub>h</sub> (SDAL-SCLL)	Hold time, SCL low from SDA low	4		ns
I9	t <sub>su</sub> (SDAH-SCLH)	Setup time, SDA high to SCL high	4		ns

- (1) The input timing requirements are given by considering a rising or falling time of:  
80 ns in HS mode (3.4 Mbps)  
300 ns in fast-speed mode (400 Kbps)  
1000 ns in standard mode (100 Kbps)
- (2) SDA equals I2C.SR.SDA or I2C.CNTL.SDA  
SCL equals I2C.SR.SCL or I2C.CNTL.SCL

**Table 4-4. I<sup>2</sup>C Interface Switching Requirements<sup>(1) (2)</sup>**

Notation	Parameter		Min	Max	Unit
<b>Slave HS Mode</b>					
I1	t <sub>w</sub> (SCLL)	Pulse duration, SCL low	160		ns
I2	t <sub>w</sub> (SCLH)	Pulse duration, SCL high	60		ns
<b>Slave Fast-Speed Mode</b>					
I1	t <sub>w</sub> (SCLL)	Pulse duration, SCL low	1.3 <sup>(3)</sup>		μs
I2	t <sub>w</sub> (SCLH)	Pulse duration, SCL high	0.6		μs
<b>Slave Standard Mode</b>					
I1	t <sub>w</sub> (SCLL)	Pulse duration, SCL low	4.7		μs
I2	t <sub>w</sub> (SCLH)	Pulse duration, SCL high	4		μs

- (1) The capacitive load is:  
100 pF in HS mode (3.4 Mbps)  
400 pF in fast-speed mode (400 Kbps)  
400 pF in standard mode (100 Kbps)
- (2) SDA equals I2C.SR.SDA or I2C.CNTL.SDA  
SCL equals I2C.SR.SCL or I2C.CNTL.SCL
- (3) SCL low timing for slave fast-speed mode is compatible with 0.79 μs.


#### 4.7.4 Audio Interface: TDM/I2S Protocol

The TPS65950 acts as a master for the TDM and I2S interface or as a slave only for the I2S interface. If the TPS65950 is the master, it must provide frame synchronization (TDM/I2S\_SYNC) and bit clock (TDM/I2S\_CLK) to the host processor. If the TPS65950 is the slave, it receives frame synchronization and bit clock.

The TPS65950 supports the I2S, TDM, left-justified, and right-justified data formats, but does not support TDM slave mode.


#### 4.7.4.1 I2S Right- and Left-Justified Data Format

Table 4-5 and Table 4-6 assume testing over the recommended operating conditions (see Figure 4-2 and Figure 4-3).



032-078

Figure 4-2. I2S Interface—I2S Master Mode



032-079

Figure 4-3. I2S Interface—I2S Slave Mode

The timing requirements in Table 4-5 are valid on the following conditions of input slew and output load:

- Rise and fall time range of inputs (SYNC, DIN) is  $t_r/t_f = 1.0 \text{ ns}/6.5 \text{ ns}$
- Capacitance load range of outputs (CLK, SYNC, DOUT) is  $C_{Load} = 1 \text{ pF}/30 \text{ pF}$

The input timing requirements in Table 4-5 are given by considering a rising or falling time of 6.5 ns.

**Table 4-5. I2S Interface—Timing Requirements**

Notation	Parameter		Min	Max	Unit
<b>Master Mode</b>					
I3	$t_{su}(DIN-CLKH)$	Setup time, I2S.DIN valid to I2S.CLK high <sup>2</sup>	25		ns
I4	$t_h(DIN-CLKH)$	Hold time, I2S.DIN valid from I2S.CLK high.	0		ns
<b>Slave Mode</b>					
I0	$t_c(CLK)$	Cycle time, I2S.CLK <sup>(1)</sup>	$1/64 * F_s$		ns
I1	$t_w(CLK)$	Pulse duration, I2S.CLK high or low <sup>(2)</sup>	$0.45 * P$	$0.55 * P$	ns
I3	$t_{su}(DIN-CLKH)$	Setup time, I2S.DIN valid to I2S.CLK high	5		ns
I4	$t_h(DIN-CLKH)$	Hold time, I2S.DIN valid from I2S.CLK high.	5		ns
I6	$t_{su}(SYNC-CLKH)$	Setup time, I2S.SYNC valid to I2S.CLK high	5		ns
I7	$t_h(SYNC-CLKH)$	Hold time, I2S.SYNC valid from I2S.CLK high	5		ns

(1)  $F_s = 8$  to  $48$  kHz;  $96$  kHz for RX path only  
 (2)  $P = I2S.CLK$  period

The capacitive load for [Table 4-6](#) is  $7$  pF.


**Table 4-6. I2S Interface—Switching Characteristics**

Notation	Parameter		Min	Max	Unit
<b>Master Mode</b>					
I0	$t_c(CLK)$	Cycle time, I2S.CLK <sup>(1)</sup>	$1/64 * F_s$		ns
I1	$t_w(CLK)$	Pulse duration, I2S.CLK high or low <sup>(2)</sup>	$0.45 * P$	$0.55 * P$	ns
I2	$t_d(CLKL-SYNC)$	Delay time, I2S.CLK falling edge to I2S.SYNC transition	$-10$	$10$	ns
I5	$t_d(CLKL-DOUT)$	Delay time, I2S.CLK falling edge to I2S.DOUT transition	$-10$	$10$	ns
<b>Slave Mode</b>					
I5	$t_d(CLKL-DOUT)$	Delay time, I2S.CLK falling edge to I2S.DOUT transition	$0$	$20$	ns

(1)  $F_s = 8$  to  $48$  kHz;  $96$  kHz for RX path only  
 (2)  $P = I2S.CLK$  period

**4.7.4.2 TDM Data Format**

[Table 4-7](#) and [Table 4-8](#) assume testing over the recommended operating conditions (see [Figure 4-4](#)).



**Figure 4-4. TDM Interface—TDM Master Mode**

The timing requirements in [Table 4-7](#) are valid on the following conditions of input slew and output load:

- Rise and fall time range of inputs (SYNC, DIN) is  $t_R/t_F = 1.0$  ns/ $6.5$  ns
- Capacitance load range of outputs (CLK, SYNC, DOUT) is  $C_{Load} = 1$  pF/ $30$  pF

Table 4-7 lists the master mode timing requirements for the TDM interface.

**Table 4-7. TDM Interface Master Mode Timing Requirements**

Notation	Parameter		Min	Max	Unit
T3	$t_{su}(DIN-CLKH)$	Setup time, TDM.DIN valid to TDM.CLK high	25		ns
T4	$t_h(DIN-CLKH)$	Hold time, TDM.DIN valid from TDM.CLK high	0		ns

Table 4-8 lists the master mode switching characteristics of the TDM interface.

**Table 4-8. TDM Interface Master Mode Switching Characteristics**

Notation	Parameter		Min	Max	Unit
T0	$t_c(CLK)$	Cycle time, TDM.CLK <sup>(1)</sup>	$1/64 * F_s$		ns
T1	$t_w(CLK)$	Pulse duration, TDM.CLK high or low <sup>(2)</sup>	$0.45 * P$	$0.55 * P$	ns
T2	$t_d(CLKL-SYNC)$	Delay time, TDM.CLK rising edge to TDM.SYNC transition	-10	10	ns
T5	$t_d(CLKL-DOUT)$	Delay time, TDM.CLK rising edge to TDM.DOOUT transition	-10	12	ns

- (1)  $F_s = 8$  to 48 kHz; 96 kHz for RX path only
- (2)  $P =$  TDM.CLK period

### 4.7.5 Voice/Bluetooth PCM Interfaces


The PCM interface transfers voice data at 8-kHz (default narrowband mode) or 16-kHz (wideband mode) sample rates. The CM interface can act as a slave or master. No PLL is used for the PCM interface, but dividers are used to derive the 8- or 16-kHz clock from HFCLKIN (only when HFCLKIN = 26 MHz). If the system master clock is not 26 MHz, the voice PCM interface is not available.

For the Bluetooth interface, the PCM is supported to transfer voice data to the Bluetooth chip at 8-kHz (default narrowband mode) or 16-kHz sample rate.

The TPS65950 acts as a master for the Bluetooth interface. The frame synchronization and the bit clock are shared from the voice PCM interface. If the system master clock is not 26 MHz, the Bluetooth interface is not available.


Two modes are available for the PCM interfaces: mode 1 (writing on the PCM\_VCK rising edge) and mode 2 (writing on the PCM\_VCK falling edge).

Table 4-9 and Table 4-10 assume testing over the recommended operating conditions (see Figure 4-5 and Figure 4-6).



032-081

**Figure 4-5. Voice/BT PCM Interface—Master Mode (Mode 1)**



032-082

**Figure 4-6. Voice PCM Interface—Slave Mode (Mode 1)**

The timing requirements in [Table 4-9](#) are valid on the following conditions of input slew and output load:

- Rise and fall time range of inputs (SYNC, DIN) is  $t_R/t_F = 1.0 \text{ ns}/6.5 \text{ ns}$
- Capacitance load range of outputs (CLK, SYNC, DOUT) is  $C_{Load} = 1 \text{ pF}/30 \text{ pF}$

[Table 4-9](#) lists the timing requirements for the voice PCM interface, mode 1.

**Table 4-9. Voice PCM Interface Timing Requirements (Mode 1)**

Notation	Parameter	Min	Max	Unit
<b>Voice/Bluetooth PCM Master Mode</b>				
P3	$t_{su(VDR-VCK)}$ Setup time, PCM.VDR valid to PCM. VCK transition <sup>(1)</sup>	30		ns
P4	$t_h(VDR-VCK)$ Hold time, PCM.VDR valid from PCM.VCK transition <sup>(1)</sup>	0		ns
<b>Voice PCM Slave Mode</b>				
P0	$t_c(VCK)$ Cycle time, PCM.VCK <sup>(2)</sup>	$1/(33 \text{ to } 65 * F_s)$		ns
P1	$t_w(VCK)$ Pulse duration, PCM.VCK high or low <sup>(3)</sup>	$0.45 * P$	$0.55 * P$	ns
P3	$t_{su(VDR-VCK)}$ Setup time, PCM.VDR valid to PCM. VCK transition <sup>(1)</sup>	10		ns
P4	$t_h(VDR-VCK)$ Hold time, PCM.VDR valid from PCM. VCK transition <sup>(1)</sup>	5		ns
P6	$t_h(VFS-VCK)$ Hold time, PCM.VFS valid from PCM.VCK transition <sup>(1)</sup>	5		ns
P7	$t_{su(VFS-VCK)}$ Setup time, PCM.VFS valid to PCM. VCK transition <sup>(1)</sup>	10		ns

(1) Writing on PCM.VCK rising edge (mode 1) and writing on PCM.VCK falling edge (mode 2).

(2)  $F_s = 8 \text{ or } 16 \text{ kHz}$

(3)  $P = \text{PCM.CLK period}$

Table 4-10 lists the switching characteristics of the voice PCM interface, mode 1.

**Table 4-10. Voice PCM Interface Switching Characteristics (Mode 1)**

Notation	Parameter		Min	Max	Unit
<b>Voice/Bluetooth PCM Master Mode</b>					
P0	$t_c(\text{VCK})$	Cycle time, PCM.VCK <sup>(1)</sup>	1/65 * Fs		ns
P1	$t_w(\text{VCK})$	Pulse duration, PCM.VCK high or low <sup>(2)</sup>	0.45 * P	0.55 * P	ns
P2	$t_d(\text{VCK-VFS})$	Delay time, PCM.VCK transition to PCM.VFS transition <sup>(3)</sup>	-10	10 + Pvoice	ns
P5	$t_d(\text{VCL-VDX})$	Delay time, PCM.VCK transition to PCM.VDX transition	-10	10	ns
<b>Voice PCM Slave Mode</b>					
P5	$t_d(\text{VCL-VDX})$	Delay time, PCM.VCK transition to PCM.VDX transition	0	20	ns

(1) Fs = 8 or 16 kHz

(2) P = PCM.CLK period

(3) When TPS65950 is master, the PCM.VFS is delivered one cycle time of 26-MHz voice clock (Pvoice=38.4 ns) after the PCM.VCK rising edge.

#### 4.7.6 JTAG Interfaces


The TPS65950 Joint Test Action Group (JTAG) test access port (TAP) controller handles standard IEEE JTAG interfaces. This section describes the timing requirements for the tools used to test TPS65950 power management.

The JTAG/TAP module provides a JTAG interface according to IEEE Standard 1149.1a. This interface uses the four I/O pins TMS, TCK, TDI, and TDO. The TMS, TCK, and TDI inputs contain a pullup device, which makes their state high when they are not driven. The output TDO is a 3-state output, which is high impedance except when data are shifted between TDI and TDO:

- TCK is the test clock signal.
- TMS is the test mode select signal.
- TDI is the scan path input.
- TDO is the scan path output.

TMS and TDO are multiplexed at the top level with the GPIO0 and GPIO1 pins. The dedicated external test pin switches from functional mode (GPIO0 and GPIO1) to JTAG mode (TMS and TDO). The JTAG operations are controlled by a state-machine that follows the IEEE Standard 1149.1a state diagram. This state-machine is reset by the TPS65950 internal power-on reset (POR). A test mode is selected by writing a 6-bit word (instruction) into the instruction register and then accessing the related data register.

Table 4-11 and Table 4-12 assume testing over the recommended operating conditions (see Figure 4-7). The input timing requirements are given by considering a rising or falling edge of 7 ns. The capacitive load is 35 pF.



032-083

Figure 4-7. JTAG Interface Timing

Table 4-11. JTAG Interface Timing Requirements

Notation	Parameter		Min	Max	Unit
<b>Clock</b>					
JL1	$t_c(\text{TCK})$	Cycle time, JTAG.TCK period	30		ns
JL2	$t_w(\text{TCK})$	Pulse duration, JTAG.TCK high or low <sup>(1)</sup>	0.48*P	0.52*P	ns
<b>Read Timing</b>					
JL3	$t_{su}(\text{TDIV-TCKH})$	Setup time, JTAG.TDI valid before JTAG.TCK high	8		ns
JL4	$t_h(\text{TDIV-TCKH})$	Hold time, JTAG.TDI valid after JTAG.TCK high	5		ns
JL5	$t_{su}(\text{TMSV-TCKH})$	Setup time, JTAG.TMS valid before JTAG.TCK high	8		ns
JL6	$t_h(\text{TMSV-TCKH})$	Hold time, JTAG.TMS valid after JTAG.TCK high	5		ns

(1) P = JTAG.TCK clock period

Table 4-12. JTAG Interface Switching Characteristics

Notation	Parameter		Min	Max	Unit
<b>Write Timing</b>					
JL7	$t_d(\text{TCK-TDOV})$	Delay time, JTAG, TCK active edge to JTAG.TDO valid	0	14	ns




## 5 Detailed Description

### 5.1 Power Module

This section describes the electrical characteristics of the voltage regulators and timing characteristics of the supplies digitally controlled in the TPS65950.

[Figure 5-1](#) is a block diagram of the power provider.



NOTE: For TPS65950A3: 0.6V to 1.2V, 1200mA and 1.2V to 1.45V, 1400mA

032-002

Figure 5-1. Power Provider Block Diagram

NOTE

For the component values, see [Table 5-92](#).

### 5.1.1 Power Providers

Table 5-1 lists the power providers.

**Table 5-1. Summary of the Power Providers**

Name	Use	Type	Voltage Range (V)	Default Voltage Depending on Boot Mode <sup>(1)</sup>				Maximum Current
				OMAP2 Mode		OMAP3 Mode		
VAUX1	External	LDO	1.5, 1.8, 2.5, 2.8, 3.0	3.0 V		3.0 V		200 mA
VAUX2	External	LDO	1.3, 1.5, 1.7, 1.8, 1.9, 2.0, 2.1, 2.2, 2.3, 2.4, 2.5, 2.8	2.8 V		1.8 V		100 mA
VAUX3	External	LDO	1.5, 1.8, 2.5, 2.8, 3.0	2.8 V		2.8 V		200 mA
VAUX4	External	LDO	0.7, 1.0, 1.2, 1.3, 1.5, 1.8, 1.85, 2.5, 2.6, 2.8, 2.85, 3.0, 3.15	1.2 V		2.8 V		100 mA
VMMC1	External	LDO	1.85, 2.85, 3.0, 3.15	1.85 V		3.0 V		220 mA
VMMC2	External	LDO	1.0, 1.2, 1.3, 1.5, 1.8, 1.85, 2.5, 2.6, 2.8, 2.85, 3.0, 3.15	2.6 V		2.6 V		100 mA
VPLL1	External	LDO	1.0, 1.2, 1.3, 1.8, 2.8, 3.0	1.3 V		1.8 V		40 mA
VPLL2	External	LDO	0.7, 1.0, 1.2, 1.3, 1.5, 1.8, 1.85, 2.5, 2.6, 2.8, 2.85, 3.0, 3.15	1.3 V		1.3 V		100 mA
VSIM	External	LDO	1.0, 1.2, 1.3, 1.8, 2.8, 3.0	1.8 V		1.8 V		50 mA
VDAC	External	LDO	1.2, 1.3, 1.8	1.8 V		1.8 V		70 mA
VIO	External	SMPS	1.8, 1.85	1.8 V		1.8 V		700 mA
VDD1 for TPS65950A2/TPS65950A3	External	SMPS	0.6 ... 1.45	1.3 V		1.2 V		1200 mA
VDD1 for TPS65950A3	External	SMPS	1.2 ... 1.45	1.3 V		1.2 V		1400mA
VDD2	External	SMPS	0.6 ... 1.5	1.3 V		1.2 V		600 mA
VINTANA1	Internal	LDO	1.5	1.5 V		1.5 V		50 mA
VINTANA2	Internal	LDO	2.5, 2.75	2.75 V		2.75 V		250 mA
VINTDIG	Internal	LDO	1.0, 1.2, 1.3, 1.5	1.5 V		1.5 V		80 mA
USBCP	Internal	CP	5	5 V		5 V		100 mA
VUSB1V5	Internal	LDO	1.5	1.5 V		1.5 V		30 mA
VUSB1V8	Internal	LDO	1.8	1.8 V		1.8 V		30 mA
VUSB3V1	Internal	LDO	3.1	3.1 V		3.1 V		15 mA
VRRTC	Internal	LDO	1.5	1.5 V		1.5 V		30 mA
VBRTC	Internal	LDO	1.3	1.3 V		1.3 V		100 µA

(1) For the significance of boot mode, see [Section 5.1.5, Power Management](#).

### 5.1.1.1 VDD1 DC-DC Regulator

#### 5.1.1.1.1 VDD1 DC-DC Regulator Characteristics

The VDD1 DC-DC regulator is a stepdown DC-DC converter with a configurable output voltage. The programming of the output voltage and the characteristics of the DC-DC converter are SmartReflex-compatible. The regulator can be put in sleep mode to reduce its leakage (PFM) or power-down mode when it is not being used. [Table 5-3](#) lists the characteristics of the regulator.

**Table 5-2. Part Names With Corresponding VDD1 Current Support**

Device Name	VDD1 Current Support
TPS65950A2ZXN/R (some bug fixes, see errata)	1.2 A
TPS65950A3ZXN/R (same as TPS65950A2 + 1 GHz support with higher current support)	1.4 A

**Table 5-3. VDD1 DC-DC Regulator Characteristics**

Parameter	Comments	Min	Typ	Max	Unit
Input voltage range		2.7	3.6	4.5	V
Output voltage		0.6		1.45	V
Output voltage step	Covering the 0.6 to 1.45-V range		12.5		mV
Output accuracy <sup>(1)</sup>	0.6 to < 0.8 V	-6%		6%	
	0.8 to 1.45 V	-4%		4%	
Switching frequency			3.2		MHz
Conversion efficiency <sup>(2)</sup> , <a href="#">Figure 5-2</a> in active and sleep modes	$I_O = 10$ mA, sleep		82%		
	$100$ mA < $I_O$ < $400$ mA		85%		
	$400$ mA < $I_O$ < $600$ mA		80%		
	$600$ mA < $I_O$ < $800$ mA		75%		
Output current	Active mode, Output Voltage 0.6 V to 1.45 V for TPS65950A2/TPS65950A3			1200	mA
	Active mode, Output Voltage 1.2 V to 1.45 V for TPS65950A3			1400	mA
	Sleep mode			10	mA
Ground current ( $I_O$ )	Off at 30°C			3	μA
	Sleep, unloaded		30	50	
	Active, unloaded, not switching			300	
Short-circuit current	$V_{IN} = V_{Max}$		2.2		A
Load regulation	$0 < I_O < I_{Max}$			20	mV
Transient load regulation <sup>(3)</sup>	$I_O = 10$ mA to $600 + 10$ mA, Maximum slew rate is 600mA/100 ns.	-65		50	mV
Line regulation				10	mV
Transient line regulation	300 mV <sub>PP</sub> ac input, 10-μs rise and fall time			10	mV
Startup time			0.25	1	ms
Recovery time	From sleep mode to on mode with constant load		<10	100	μs
Slew rate (rising or falling) <sup>(4)</sup>		4	8	16	mV/μs
Output shunt resistor (pulldown)			500	700	Ω

(1) Accuracy includes all variations (line and load regulations, line and load transients, temperature, and process). Under current load condition step: 600 mA in 100 ns with a ±20% external capacitor accuracy or 400 mA in 100 ns with a ±50% external capacitor accuracy

(2) VBAT = 3.6 V, VDD1 = 1.2 V, Fs = 3.2 MHz, L = 1 μH, L<sub>DCR</sub> = 100 mΩ, C = 10 μF, ESR = 10 mΩ

(3) For negative transient load, the output voltage must discharge completely and settle to its final value within 100 ms.

Transient load is specified at Vout max with a ±50% external capacitor accuracy and includes temperature and process variation.


(4) Load current varies proportionally with the output voltage. The slew rate is for increasing and decreasing voltages and the maximum load current is 1.1 A.

**Table 5-3. VDD1 DC-DC Regulator Characteristics (continued)**

Parameter	Comments	Min	Typ	Max	Unit
External coil	Value	0.7	1	1.3	$\mu\text{H}$
	DCR			0.1	$\Omega$
	Saturation current for TPS65950A2	1.8			A
	Saturation current for TPS65950A3	2.1			A
External capacitor <sup>(1)</sup>	Value	8	10	12	$\mu\text{F}$
	Equivalent series resistance (ESR) at switching frequency	0		20	$\text{m}\Omega$

See [Table 3-2](#) for how to connect the VDD1/2 DC-DC converter when it is not used.


[Figure 5-2](#) shows the efficiency of the VDD1 DC-DC regulator in active and sleep modes.



**Figure 5-2. VDD1 DC-DC Regulator Efficiency – Output Voltage = 1.3 V, VBAT = 3.6 V**

5.1.1.1.2 External Components and Application Schematic

Figure 5-3 is an application schematic with the external components on the VDD1 DC-DC regulator.



032-005

Figure 5-3. VDD1 DC-DC Application Schematic

NOTE

For the component values, see [Table 5-92](#).

### 5.1.1.2 VDD2 DC-DC Regulator

#### 5.1.1.2.1 VDD2 DC-DC Regulator Characteristics

The VDD2 DC-DC regulator is a programmable output stepdown DC-DC converter with an internal field effect transistor (FET). Like the VDD1 regulator, the VDD2 regulator can be placed in sleep or power-down mode and is SmartReflex-compatible. The VDD2 regulator differs from VDD1 in its current load capability. Table 5-4 lists the characteristics of the regulator.

**Table 5-4. VDD2 DC-DC Regulator Characteristics**

Parameter	Comments	Min	Typ	Max	Unit
Input voltage range		2.7	3.6	4.5	V
Output voltage		0.6	1	1.5	V
Output voltage step	Covering the 0.6-V to 1.45-V range, 1.5 V is a single programmable value.		12.5		mV
Output accuracy <sup>(1)</sup>	0.6 to < 0.8 V	-6%		6%	
	0.8 to 1.5 V	-4%		4%	
Switching frequency			3.2		MHz
Conversion efficiency <sup>(2)</sup> , Figure 5-4 in active mode and sleep mode	I <sub>O</sub> = 10 mA, sleep		82%		
	100 mA < I <sub>O</sub> < 300 mA		85%		
	300 mA < I <sub>O</sub> < 500 mA		80%		
Output current	Active mode			700	mA
	Sleep mode			10	
Ground current (I <sub>O</sub> )	Off at 30°C			1	μA
	Sleep, unloaded			50	
	Active, unloaded, not switching			300	
Short-circuit current	V <sub>IN</sub> = V <sub>Max</sub>		1.2		A
Load regulation	0 < I <sub>O</sub> < I <sub>Max</sub>			20	mV
Transient load regulation <sup>(3)</sup>	I <sub>O</sub> = 10 mA to (I <sub>Max</sub> /2) + 10 mA, Maximum slew rate is I <sub>Max</sub> /2/100 ns.	-65		50	mV
Line regulation				10	mV
Transient line regulation	300 mV <sub>PP</sub> ac input, 10-μs rise and fall time			10	mV
Output shunt resistor (internal pulldown)			500	700	Ω
Startup time			0.25	1	ms
Recovery time	From sleep mode to on mode with constant load		25	100	μs
Slew rate (rising or falling) <sup>(4)</sup>		4	8	16	mV/μs
External coil	Value	0.7	1	1.3	μH
	DCR			0.1	Ω
	Saturation current	900			mA
External capacitor <sup>(5)</sup>	Value	8	10	12	μF
	ESR at switching frequency	0		20	mΩ

(1) Accuracy includes all variations (line and load regulations, line and load transients, temperature, and process)

(2) VBAT = 3.8 V, VDD2 = 1.3 V, Fs = 3.2 MHz, L = 1 μH, L<sub>DCR</sub> = 100 mΩ, C = 10 μF, ESR = 10 mΩ

(3) Output voltage must discharge the load current completely and settle to its final value within 100 μs.

(4) Load current varies proportionally with the output voltage. The slew rate is for increasing and decreasing voltages and the maximum load current is 600 mA.


(5) Under current load condition step:

I<sub>max</sub>/2 (300 mA) in 100 ns with a ±20% external capacitor accuracy or

I<sub>max</sub>/3 (200 mA) in 100 ns with a ±50% external capacitor accuracy

See [Table 3-2](#) for how to connect the VDD2 DC-DC converter when it is not used.

[Figure 5-4](#) shows the efficiency of the VDD2 DC-DC regulator in active and sleep modes.



**Figure 5-4. VDD2 DC-DC Regulator Efficiency – Output Voltage = 1.3 V, VBAT = 3.6 V**



5.1.1.2.2 External Components and Application Schematic

Figure 5-5 is an application schematic with the external components of the VDD2 DC-DC regulator.




Figure 5-5. VDD2 DC-DC Application Schematic

**NOTE**

For the component values, see [Table 5-92](#).

### 5.1.1.3 VIO DC-DC Regulator

#### 5.1.1.3.1 VIO DC-DC Regulator Characteristics

The I/Os and memory DC-DC regulator is a 600-mA stepdown DC-DC converter (internal FET) with two output voltage settings. It supplies the memories and all I/O ports in the application and is one of the first power providers to switch on in the power-up sequence. This DC-DC regulator can be placed in sleep or power-down mode; however, care must be taken in the sequencing of this power provider, because numerous electrostatic discharge (ESD) blocks are connected to this supply. [Table 5-5](#) lists the characteristics of the regulator.

**Table 5-5. VIO DC-DC Regulator Characteristics**

Parameter	Comments	Min	Typ	Max	Unit
Input voltage range		2.7	3.6	4.5	V
Output voltage <sup>(1)</sup>			1.8 1.85		V
Output accuracy <sup>(2)</sup>		-4%		4%	
		-3%		3%	
Switching frequency			3.2		MHz
Conversion efficiency <sup>(3)</sup> <a href="#">Figure 5-6</a> in active mode and sleep modes	$I_O = 10$ mA, sleep		85%		
	$100$ mA < $I_O$ < $400$ mA		85%		
	$400$ mA < $I_O$ < $600$ mA		80%		
Output current	On mode			700	mA
	Sleep mode			10	
Ground current ( $I_O$ )	Off at 30°C			1	μA
	Sleep, unloaded			50	
	Active, unloaded, not switching			300	
Load transient <sup>(4)</sup>				50	mV
Line transient	300 mV <sub>PP</sub> ac, input rise and fall time 10 μs			10	mV
Start-up time			0.25	1	ms
Recovery time	From sleep mode to on mode with constant load		<10	100	μs
Output shunt resistor (internal pulldown)			500	700	Ω
External coil	Value	0.7	1	1.3	μH
	DCR			0.1	Ω
	Saturation current	900			mA
External capacitor	Value	8	10	12	μF
	ESR at switching frequency	1		20	mΩ

(1) This voltage is tuned according to the platform and transient requirements.

(2) ±4% accuracy includes all variations (line and load regulation, line and load transient, temperature, process).

±3% accuracy is dc accuracy only.

(3) VBAT = 3.8 V, VIO = 1.8 V, FS = 3.2 MHz, L = 1 μH, L<sub>DCR</sub> = 100 mΩ, C = 10 μF, ESR = 10 mΩ

(4) Load transient can also be specified as  $0 < I_O < I_{OUTmax}/2$ , Δt = 1 μs, 100 mV but this is not included in ±4% accuracy.

Figure 5-6 shows the efficiency of the VIO DC-DC regulator in active and sleep modes.





Figure 5-6. VIO DC-DC Regulator Efficiency in Active Mode – Output Voltage = 1.2 V, VBAT = 3.8 V

**5.1.1.3.2 External Components and Application Schematic**

Figure 5-7 is an application schematic with the external components of the VIO DC-DC regulator.



**Figure 5-7. VIO DC-DC Application Schematic**

**NOTE**

For the component values, see [Table 5-92](#).

### 5.1.1.4 VDAC LDO Regulator

The VDAC programmable LDO regulator is a high power-supply ripple rejection (PSRR), low-noise, linear regulator that powers the host processor dual-video DAC. It is controllable with registers through I<sup>2</sup>C and can be powered down. [Table 5-6](#) lists the characteristics of the regulator.

**Table 5-6. VDAC LDO Regulator Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>					
Filtering capacitor	Connected from VDAC.OUT to analog ground	0.3	1	2.7	μF
Filtering capacitor ESR		20		600	mΩ
<b>Electrical Characteristics</b>					
V <sub>IN</sub> Input voltage		2.7	3.6	4.5	V
V <sub>OUT</sub> Output voltage	On mode	1.164	1.2	1.236	V
		1.261	1.3	1.339	
		1.746	1.8	1.854	
I <sub>OUT</sub> Rated output current	On mode			70	mA
	Low-power mode			5	
dc load regulation	On mode: 0 < I <sub>O</sub> < I <sub>Max</sub>			20	mV
dc line regulation	On mode, V <sub>IN</sub> = V <sub>INmin</sub> to V <sub>INmax</sub> at I <sub>OUT</sub> = I <sub>OUTmax</sub>			3	mV
Turn-on time	I <sub>OUT</sub> = 0, C <sub>L</sub> = 1 μF (within 10% of V <sub>OUT</sub> )			100	μs
Wake-up time	Full load capability			10	μs
Ripple rejection	f < 20 kHz	65			dB
	20 kHz < f < 100 kHz	45			
	f = 1 MHz	40			
	V <sub>IN</sub> = V <sub>OUT</sub> + 1 V, I <sub>O</sub> = I <sub>Max</sub>				
Output noise	100 Hz < f < 5 kHz			400	nV/√Hz
	5 kHz < f < 400 kHz			125	
	400 kHz < f < 10 MHz			50	
Ground current	On mode, I <sub>OUT</sub> = 0			150	μA
	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>			350	
	Low-power mode, I <sub>OUT</sub> = 0			15	
	Low-power mode, I <sub>OUT</sub> = 1 mA			25	
	Off mode at 55°C			1	
V <sub>DO</sub> Dropout voltage	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>			250	mV
Transient load regulation	I <sub>Load</sub> : I <sub>Min</sub> – I <sub>Max</sub> Slew: 60 mA/μs	-40		40	mV
Transient line regulation	V <sub>IN</sub> drops 500 mV Slew: 40 mV/μs			10	mV

### 5.1.1.5 VPLL1 LDO Regulator

The VPLL1 programmable LDO regulator is high-PSRR, low-noise, linear regulator used for the host processor phase-locked loop (PLL) supply. [Table 5-7](#) lists the characteristics of the regulator.

**Table 5-7. VPLL1 LDO Regulator Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>					
Filtering capacitor	Connected from VPLL1.OUT to analog ground	0.3	1	2.7	μF
Filtering capacitor ESR		20		600	mΩ
<b>Electrical Characteristics</b>					
V <sub>IN</sub> Input voltage		2.7	3.6	4.5	V
V <sub>OUT</sub> Output voltage	On mode and low-power mode	0.97	1.0	1.03	V
		1.164	1.2	1.236	
		1.261	1.3	1.339	
		1.746	1.8	1.854	
		2.716	2.8	2.884	
		2.91	3.0	3.090	
I <sub>OUT</sub> Rated output current	On mode			40	mA
	Low-power mode			5	
dc load regulation	On mode: 0 < I <sub>O</sub> < I <sub>Max</sub>			20	mV
dc line regulation	On mode, V <sub>IN</sub> = V <sub>INmin</sub> to V <sub>INmax</sub> at I <sub>OUT</sub> = I <sub>OUTmax</sub>			3	mV
Turn-on time	I <sub>OUT</sub> = 0, C <sub>L</sub> = 1 μF (within 10% of V <sub>OUT</sub> )			100	μs
Wake-up time	Full load capability			10	μs
Ripple rejection	f < 10 kHz	50			dB
	10 kHz < f < 100 kHz	40			
	f = 1 MHz	30			
	V <sub>IN</sub> = V <sub>OUT</sub> + 1 V, I <sub>O</sub> = I <sub>Max</sub>				
Ground current	On mode, I <sub>OUT</sub> = 0			70	μA
	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>			110	
	Low-power mode, I <sub>OUT</sub> = 0			15	
	Low-power mode, I <sub>OUT</sub> = 1 mA			16	
	Off mode at 55°C			1	
V <sub>DO</sub> Dropout voltage	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>			250	mV
Transient load regulation	I <sub>Load</sub> : I <sub>Min</sub> – I <sub>Max</sub> Slew: 60 mA/μs	-40		40	mV
Transient line regulation	V <sub>IN</sub> drops 500 mV Slew: 40 mV/μs			10	mV

### 5.1.1.6 VPLL2 LDO Regulator

The VPLL2 programmable LDO regulator is a high-PSRR, low-noise, linear regulator used for the host processor PLL supply. [Table 5-8](#) lists the characteristics of the regulator.

**Table 5-8. VPLL2 LDO Regulator Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>					
Filtering capacitor	Connected from VPLL2.OUT to analog ground	0.3	1	2.7	μF
Filtering capacitor ESR		20		600	mΩ
<b>Electrical Characteristics</b>					
V <sub>IN</sub> Input voltage		2.7	3.6	4.5	V
V <sub>OUT</sub> Output voltage	On mode and low-power mode	0.672 0.97 1.164 1.261 1.455 1.746 1.795 2.425 2.522 2.716 2.765 2.91 3.05	0.7 1.0 1.2 1.3 1.5 1.8 1.85 2.5 2.6 2.8 2.85 3.0 3.15	0.728 1.03 1.236 1.339 1.545 1.854 1.906 2.575 2.678 2.884 2.936 3.09 3.245	V
I <sub>OUT</sub> Rated output current	On mode Low-power mode			100 5	mA
dc load regulation	On mode: 0 < I <sub>O</sub> < I <sub>Max</sub>			20	mV
dc line regulation	On mode, V <sub>IN</sub> = V <sub>INmin</sub> to V <sub>INmax</sub> at I <sub>OUT</sub> = I <sub>OUTmax</sub>			3	mV
Turn-on time	I <sub>OUT</sub> = 0, C <sub>L</sub> = 1 μF (within 10% of V <sub>OUT</sub> )			100	μs
Wake-up time	Full load capability			10	μs
Ripple rejection	f < 10 kHz 10 kHz < f < 100 kHz f = 1 MHz V <sub>IN</sub> = V <sub>OUT</sub> + 1 V, I <sub>O</sub> = I <sub>Max</sub>	50 40 30			dB
Ground current	On mode, I <sub>OUT</sub> = 0 On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub> Low-power mode, I <sub>OUT</sub> = 0 Low-power mode, I <sub>OUT</sub> = 1 mA Off mode at 55°C			70 160 17 20 1	μA
V <sub>DO</sub> Dropout voltage	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>			250	mV
Transient load regulation	I <sub>Load</sub> : I <sub>Min</sub> – I <sub>Max</sub> Slew: 40 mA/μs	–40		40	mV
Transient line regulation	V <sub>IN</sub> drops 500 mV Slew: 40 mV/μs			10	mV

### 5.1.1.7 VMMC1 LDO Regulator

The VMMC1 LDO regulator is a programmable linear voltage converter that powers the multimedia channel (MMC) slot. It includes a discharge resistor and overcurrent (short-circuit) protection. This LDO regulator can also be turned off automatically when MMC card extraction is detected. The VMMC1 LDO can be powered through an independent supply other than the battery; for example, a charge pump (CP). In this case, the input from the VMMC1 LDO can be higher than the battery voltage. [Table 5-9](#) lists the characteristics of the regulator.

**Table 5-9. VMMC1 LDO Regulator Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>					
Filtering capacitor	Connected from VMMC1.OUT to analog ground	0.3	1	2.7	μF
Filtering capacitor ESR		20		600	mΩ
<b>Electrical Characteristics</b>					
V <sub>IN</sub>	Input voltage	2.7	3.6	5.5	V
V <sub>OUT</sub>	Output voltage	1.7945 2.7645 2.91 3.0555	1.85 2.85 3.0 3.15	1.9055 2.9355 3.09 3.2445	V
I <sub>OUT</sub>	Rated output current			220 5	mA
	dc load regulation	On mode: $0 < I_O < I_{Max}$		20	mV
	dc line regulation	On mode, V <sub>IN</sub> = V <sub>INmin</sub> to V <sub>INmax</sub> at I <sub>OUT</sub> = I <sub>OUTmax</sub>		3	mV
	Turn-on time	I <sub>OUT</sub> = 0, C <sub>L</sub> = 1 μF (within 10% of V <sub>OUT</sub> )		100	μs
	Wake-up time	Full load capability		10	μs
	Ripple rejection	f < 10 kHz 10 kHz < f < 100 kHz f = 1 MHz	50 40 25		dB
	Ground current	On mode, I <sub>OUT</sub> = 0 On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub> Low-power mode, I <sub>OUT</sub> = 0 Low-power mode, I <sub>OUT</sub> = 5 mA Off mode at 55°C		70 290 17 20 1	μA
V <sub>DO</sub>	Dropout voltage	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>		250	mV
	Transient load regulation	I <sub>Load</sub> : I <sub>Min</sub> – I <sub>Max</sub> Slew: 40 mA/μs		–40 40	mV
	Transient line regulation	V <sub>IN</sub> drops 500 mV Slew: 40 mV/μs		10	mV



### 5.1.1.8 VMMC2 LDO Regulator

The VMMC2 LDO regulator is a programmable linear voltage converter that powers MMC slot 2. It includes a discharge resistor and overcurrent (short-circuit) protection. The VMMC2 LDO can be powered through an independent supply other than the battery (for example, a CP). In this case, the input from the VMMC2 LDO can be higher than the battery voltage. [Table 5-10](#) lists the characteristics of the regulator.

**Table 5-10. VMMC2 LDO Regulator Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>					
Filtering capacitor	Connected from VMMC2.OUT to analog ground	0.3	1	2.7	μF
Filtering capacitor ESR		20		600	mΩ
<b>Electrical Characteristics</b>					
$V_{IN}$ Input voltage		2.7	3.6	5.5	V
$V_{OUT}$ Output voltage	On mode and low-power mode	0.7 1.164 1.261 1.455 1.746 1.795 2.425 2.522 2.716 2.765 2.91 3.056	1.0 1.2 1.3 1.5 1.8 1.85 2.5 2.6 2.8 2.85 3.0 3.15	1.03 1.236 1.339 1.545 1.854 1.906 2.575 2.678 2.884 2.936 3.09 3.245	V
$I_{OUT}$ Rated output current	On mode Low-power mode			100 5	mA
dc load regulation	On mode: $0 < I_O < I_{Max}$			20	mV
dc line regulation	On mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$ at $I_{OUT} = I_{OUTmax}$			3	mV
Turn-on time	$I_{OUT} = 0$ , $C_L = 1 \mu F$ (within 10% of $V_{OUT}$ )			100	μs
Wake-up time	Full load capability			10	μs
Ripple rejection	$f < 10$ kHz $10$ kHz $< f < 100$ kHz $f = 1$ MHz $V_{IN} = V_{OUT} + 1$ V, $I_O = I_{Max}$	50 40 30			dB
Ground current	On mode, $I_{OUT} = 0$ On mode, $I_{OUT} = I_{OUTmax}$ Low-power mode, $I_{OUT} = 0$ Low-power mode, $I_{OUT} = 50 \mu A$ Off mode at 55°C			70 170 17 20 1	μA
$V_{DO}$ Dropout voltage	On mode, $I_{OUT} = I_{OUTmax}$			250	mV
Transient load regulation	$I_{Load}$ : $I_{Min} - I_{Max}$ Slew: 40 mA/μs	-40		40	mV
Transient line regulation	$V_{IN}$ drops 500 mV Slew: 40 mV/μs			10	mV

### 5.1.1.9 VSIM LDO Regulator

The VSIM voltage regulator is a programmable, low-dropout, linear voltage regulator that supplies the subscriber identity module (SIM)-card and the SIM-card driver. This LDO regulator can be turned off automatically when SIM card extraction is detected. [Table 5-11](#) lists the characteristics of the regulator.

**Table 5-11. VSIM LDO Regulator Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>					
Filtering capacitor	Connected from VSIM.OUT to analog ground	0.3	1	2.7	μF
Filtering capacitor ESR		20		600	mΩ
<b>Electrical Characteristics</b>					
V <sub>IN</sub>	Input voltage	2.7	3.6	4.5	V
V <sub>OUT</sub>	Output voltage	0.97 1.164 1.261 1.746 2.716 2.91	1.0 1.2 1.3 1.8 2.8 3.0	1.03 1.236 1.339 1.854 2.884 3.09	V
I <sub>OUT</sub>	Rated output current	On mode Low-power mode		50 1	mA
	dc load regulation	On mode: $0 < I_O < I_{Max}$		20	mV
	dc line regulation	On mode, V <sub>IN</sub> = V <sub>INmin</sub> to V <sub>INmax</sub> at I <sub>OUT</sub> = I <sub>OUTmax</sub>		3	mV
	Turn-on time	I <sub>OUT</sub> = 0, C <sub>L</sub> = 1 μF (within 10% of V <sub>OUT</sub> )		100	μs
	Wake-up time	Full load capability		10	μs
	Ripple rejection	f < 10 kHz 10 kHz < f < 100 kHz f = 1 MHz V <sub>IN</sub> = V <sub>OUT</sub> + 1 V, I <sub>O</sub> = I <sub>Max</sub>	50 40 30		dB
	Ground current	On mode, I <sub>OUT</sub> = 0 On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub> Low-power mode, I <sub>OUT</sub> = 0 Low-power mode, I <sub>OUT</sub> = 1 mA Off mode at 55°C		70 120 15 16 1	μA
V <sub>DO</sub>	Dropout voltage	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>		250	mV
	Transient load regulation	I <sub>Load</sub> : I <sub>Min</sub> – I <sub>Max</sub> Slew: 40 mA/μs	–40	40	mV
	Transient line regulation	V <sub>IN</sub> drops 500 mV Slew: 40 mV/μs		10	mV

### 5.1.1.10 VAUX1 LDO Regulator

The VAUX1 GP LDO regulator powers the auxiliary devices. The VAUX1 regulator can also support an inductive load such as a vibrator. While operating in vibrator mode, the VAUX1 LDO has the following features:

- Programmable, register-controlled, soft-start function
- Enabled through the VIBRA.SYNC pin
- Programmable, register-controlled, duty cycle (PWM generator) based on a nominal 4-Hz cycle derived from an internal 32-kHz clock

Table 5-12 lists the characteristics of the regulator.

**Table 5-12. VAUX1 LDO Regulator Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>					
Filtering capacitor	Connected from VAUX1.OUT to analog ground	0.3	1	2.7	μF
Filtering capacitor ESR		20		600	mΩ
Vibrator inductive load <sup>(1)</sup>	Connected from VAUX1.OUT to analog ground	70		700	μH
Vibrator load resistance <sup>(1)</sup>		15		50	Ω
<b>Electrical Characteristics</b>					
V <sub>IN</sub>	Input voltage	2.7	3.6	4.5	V
V <sub>OUT</sub>	Output voltage	1.455 1.746 2.425 2.716 2.91	1.5 1.8 2.5 2.8 3.0	1.545 1.854 2.575 2.884 3.09	V
I <sub>OUT</sub>	Rated output current			200 5	mA
	dc load regulation	On mode: I <sub>OUT</sub> = I <sub>OUTmax</sub> to 0		20	mV
	dc line regulation	On mode, V <sub>IN</sub> = V <sub>INmin</sub> to V <sub>INmax</sub> at I <sub>OUT</sub> = I <sub>OUTmax</sub>		3	mV
	Turn-on time	I <sub>OUT</sub> = 0, C <sub>L</sub> = 1 μF (within 10% of V <sub>OUT</sub> ) Soft-start function for inductive load		100 500	μs
	Turn-off time			5000	μs
	Wake-up time	Full load capability		10	μs
	Ripple rejection	50 40 25			dB
	Ground current			70 270 15 20 1	μA
V <sub>DO</sub>	Dropout voltage	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>		250	mV
	Transient load regulation	I <sub>Load</sub> : I <sub>Min</sub> – I <sub>Max</sub> Slew: 40 mA/μs		–40 40	mV
	Transient line regulation	V <sub>IN</sub> drops 500 mV Slew: 40 mV/μs		10	mV

(1) Parameter not tested, used for design specification only

5.1.1.11 VAUX2 LDO Regulator

The VAUX2 GP LDO regulator powers the auxiliary devices. Table 5-13 lists the characteristics of the regulator.

Table 5-13. VAUX2 LDO Regulator Characteristics

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>					
Filtering capacitor	Connected from VAUX2.OUT to analog ground	0.3	1	2.7	μF
Filtering capacitor ESR		20		600	mΩ
<b>Electrical Characteristics</b>					
V <sub>IN</sub> Input voltage		2.7	3.6	4.5	V
V <sub>OUT</sub> Output voltage	On mode and low-power mode	-3%	1.3 1.5 1.7 1.8 1.9 2.0 2.1 2.2 2.3 2.4 2.5 2.8	3%	V
I <sub>OUT</sub> Rated output current	On mode Low-power mode			100 5	mA
dc load regulation	On mode: I <sub>OUT</sub> = I <sub>OUTmax</sub> to 0			20	mV
dc line regulation	On mode, V <sub>IN</sub> = V <sub>INmin</sub> to V <sub>INmax</sub> at I <sub>OUT</sub> = I <sub>OUTmax</sub>			3	mV
Turn-on time	I <sub>OUT</sub> = 0, C <sub>L</sub> = 1 μF (within 10% of V <sub>OUT</sub> )			100	μs
Wake-up time	Full load capability			10	μs
Ripple rejection	f < 10 kHz 10 kHz < f < 100 kHz f = 1 MHz V <sub>IN</sub> = V <sub>OUT</sub> + 1 V, I <sub>O</sub> = I <sub>Max</sub>	50 40 25			dB
Ground current	On mode, I <sub>OUT</sub> = 0 On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub> Low-power mode, I <sub>OUT</sub> = 0 Low-power mode, I <sub>OUT</sub> = 5 mA Off mode at 55°C			70 170 17 20 1	μA
V <sub>DO</sub> Dropout voltage	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>			250	mV
Transient load regulation	I <sub>Load</sub> : I <sub>Min</sub> – I <sub>Max</sub> Slew: 40 mA/μs	-40		40	mV
Transient line regulation	V <sub>IN</sub> drops 500 mV Slew: 40 mV/μs			10	mV

### 5.1.1.12 VAUX3 LDO Regulator

The VAUX3 GP LDO regulator powers the auxiliary devices. [Table 5-14](#) lists the characteristics of the regulator.

**Table 5-14. VAUX3 LDO Regulator Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>					
Filtering capacitor	Connected from VAUX3.OUT to analog ground	0.3	1	2.7	μF
Filtering capacitor ESR		20		600	mΩ
<b>Electrical Characteristics</b>					
V <sub>IN</sub> Input voltage		2.7	3.6	4.5	V
V <sub>OUT</sub> Output voltage	On mode and low-power mode	1.455 1.746 2.425 2.716 2.91	1.5 1.8 2.5 2.8 3.0	1.545 1.854 2.575 2.884 3.09	V
I <sub>OUT</sub> Rated output current	On mode Low-power mode			200 5	mA
dc load regulation	On mode: I <sub>OUT</sub> = I <sub>OUTmax</sub> to 0			20	mV
dc line regulation	On mode, V <sub>IN</sub> = V <sub>INmin</sub> to V <sub>INmax</sub> at I <sub>OUT</sub> = I <sub>OUTmax</sub>			3	mV
Turn-on time	I <sub>OUT</sub> = 0, C <sub>L</sub> = 1 μF (within 10% of V <sub>OUT</sub> )			100	μs
Wake-up time	Full load capability			10	μs
Ripple rejection	f < 10 kHz 10 kHz < f < 100 kHz f = 1 MHz V <sub>IN</sub> = V <sub>OUT</sub> + 1 V, I <sub>O</sub> = I <sub>Max</sub>	50 40 25			dB
Ground current	On mode, I <sub>OUT</sub> = 0 On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub> Low-power mode, I <sub>OUT</sub> = 0 Low-power mode, I <sub>OUT</sub> = 5 mA Off mode at 55°C			70 270 15 20 1	μA
V <sub>DO</sub> Dropout voltage	On mode, I <sub>OUT</sub> = I <sub>OUTmax</sub>			250	mV
Transient load regulation	I <sub>Load</sub> : I <sub>Min</sub> – I <sub>Max</sub> Slew: 40 mA/μs	–40		40	mV
Transient line regulation	V <sub>IN</sub> drops 500 mV Slew: 40 mV/μs			10	mV

### 5.1.1.13 VAUX4 LDO Regulator

The VAUX4 GP LDO regulator powers the auxiliary devices. The VAUX4 regulator has an independent supply input pin and can be preregulated by an external voltage. [Table 5-15](#) lists the characteristics of the regulator.

**Table 5-15. VAUX4 LDO Regulator Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>					
Filtering capacitor	Connected from VAUX4.OUT to analog ground	0.3	1	2.7	μF
Filtering capacitor ESR		20		600	mΩ
<b>Electrical Characteristics</b>					
$V_{IN}$ Input voltage		2.7	3.6	4.5	V
$V_{OUT}$ Output voltage	On mode and low-power mode	0.672 0.97 1.164 1.261 1.455 1.746 1.795 2.425 2.522 2.716 2.765 2.91 3.056	0.7 1.0 1.2 1.3 1.5 1.8 1.85 2.5 2.6 2.8 2.85 3.0 3.15	0.728 1.03 1.236 1.339 1.545 1.854 1.906 2.575 2.678 2.884 2.936 3.09 3.245	V
$I_{OUT}$ Rated output current	On mode Low-power mode			100 5	mA
dc load regulation	On mode: $I_{OUT} = I_{OUTmax}$ to 0			20	mV
dc line regulation	On mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$ at $I_{OUT} = I_{OUTmax}$			3	mV
Turn-on time	$I_{OUT} = 0$ , $C_L = 1 \mu F$ (within 10% of $V_{OUT}$ )			100	μs
Wake-up time	Full load capability			10	μs
Ripple rejection	$f < 10$ kHz $10$ kHz $< f < 100$ kHz $f = 1$ MHz $V_{IN} = V_{OUT} + 1$ V, $I_O = I_{Max}$	50 40 30			dB
Ground current	On mode, $I_{OUT} = 0$ On mode, $I_{OUT} = I_{OUTmax}$ Low-power mode, $I_{OUT} = 0$ Low-power mode, $I_{OUT} = 5$ mA Off mode at 55°C			70 170 17 20 1	μA
$V_{DO}$ Dropout voltage	On mode, $I_{OUT} = I_{OUTmax}$			250	mV
Transient load regulation	$I_{Load}$ : $I_{Min} - I_{Max}$ Slew: 40 mA/μs	-40		40	mV
Transient line regulation	$V_{IN}$ drops 500 mV Slew: 40 mV/μs			10	mV

### 5.1.1.14 Internal LDOs

Table 5-16 lists the regulators that power the device, and the output loads associated with them.

**Table 5-16. Output Load Conditions**

Regulator	Parameter	Test Conditions	Min	Typ	Max	Unit
VINTDIG LDO	Filtering capacitor	Connected from VINTDIG.OUT to analog ground	0.3	1	2.7	μF
	Filtering capacitor ESR		20		600	mΩ
VINTANA1 LDO	Filtering capacitor	Connected from VINTANA1.OUT to analog ground	0.3	1	2.7	μF
	Filtering capacitor ESR		20		600	mΩ
VINTANA2 LDO	Filtering capacitor	Connected from VINTANA2.OUT to analog ground	0.3	1	2.7	μF
	Filtering capacitor ESR		20		600	mΩ
VRUSB_3V1 LDO	Filtering capacitor	Connected from VUSB.3P1 to GND	0.3	1	2.7	μF
	Filtering capacitor ESR		0	10	600	mΩ
VRUSB_1V8 LDO	Filtering capacitor	Connected from VINTUSB1P8.OUT to GND	0.3	1	2.7	μF
	Filtering capacitor ESR		0	10	600	mΩ
VRUSB_1V5 LDO	Filtering capacitor	Connected from VINTUSB1P5 to GND	0.3	1	2.7	μF
	Filtering capacitor ESR		0	10	600	mΩ

### 5.1.1.15 CP

The CP generates a 4.8-V (nominal) power supply voltage from the battery to the VBUS pin. The input voltage range is 2.7 to 4.5 V for the battery voltage. The CP operating frequency is 1 MHz.

The CP tolerates 7 V on VBUS when it is in power-down mode. The CP integrates a short-circuit current limitation at 450 mA. Table 5-17 lists the characteristics of the CP.

**Table 5-17. CP Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>					
Filtering capacitor	Connected from VBUS to VSSP	1.41	4.7	6.5	μF
Flying capacitor	Connected from CP to CN	1.32	2.2	3.08	μF
Filtering capacitor ESR				20	mΩ
<b>Electrical Characteristics</b>					
V <sub>IN</sub> Input voltage	On mode: V <sub>IN</sub> = VBAT	2.7	3.6	4.5	V
V <sub>O</sub> Output voltage		4.6	4.8	5.25	V
I <sub>load</sub> Rated output current	VBAT > 3 V at VBUS	0		100	mA
	2.7 V < VBAT < 3 V, at VBUS	0		50	
Efficiency	I <sub>Load</sub> = 100 mA, VBAT = 3.6 V		55%		
Setting time	I <sub>LOADmax</sub> /2 to I <sub>LOADmax</sub> in 5 μs		100	400	μs
Startup time				3	ms
Short-circuit limitation current		250	350	450	mA
dc load regulation	I <sub>LOADmin</sub> to I <sub>LOADmax</sub>		250	500	mV
dc line regulation	3.0 V to VBAT <sub>max</sub> I <sub>Load</sub> = 100 mA		250	350	mV
Transient load regulation	I <sub>VBUS_5Vmax</sub> /2 – I <sub>VBUS_5Vmax</sub> 50 μs, C = 2*4.7 μF		300	350	mV
	0 – I <sub>VBUS_5Vmax</sub> /2, 50 μs, C = 2*4.7 μF			350	
Transient line regulation	VBAT <sub>min</sub> to VBAT <sub>max</sub> in 50 μs, C = 2*4.7 μF		300	350	mV

### 5.1.1.16 USB LDO Short-Circuit Protection Scheme

The short-circuit current for the LDOs and DC-DC converters in TPS65950 is approximately twice the maximum load current. In certain cases when the output of the block is shorted to ground, the power dissipation can exceed the 1.2-W requirement if no action is taken. A short-circuit protection scheme is included in the TPS65950 to ensure that if the output of an LDO or DC-DC is short-circuited, the power dissipation does not exceed the 1.2-W level.

The three USB LDOs, VRUSB3V1, VRUSB1V8, and VRUSB1V5, are included in this short-circuit protection scheme, which monitors the LDO output voltage at a frequency of 1 Hz and generates an interrupt (sc\_it) when a short circuit is detected.

The scheme compares the LDO output voltage to a reference voltage and detects a short circuit if the LDO voltage drops below this reference value (0.5 or 0.75 V programmable). In the case of the VRUSB3V1 and VRUSB1V8 LDOs, the reference is compared with a divided-down voltage (1.5 V typical).

If a short circuit is detected on VRUSB3V1, the power subchip FSM switches this LDO to sleep mode.

If a short circuit is detected on VRUSB1V8 or VRUSB1V5, the power subchip FSM switches off the relevant LDO.

### 5.1.2 Power References

The bandgap voltage reference is filtered (resistance/capacitance [RC] filter) using an external capacitor connected across the VREF output and an analog ground (REFGND). The VREF voltage is scaled, distributed, and buffered in the device. The bandgap is started in fast mode (not filtered), and is set automatically by the D machine in slow mode (filtered, less noisy) when required.

Table 5-18 lists the characteristics of the voltage references.

**Table 5-18. Voltage Reference Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
<b>Output Load Condition</b>					
Filtering capacitor	Connected from V <sub>REF</sub> to REFGND	0.3	1	2.7	μF
<b>Electrical Characteristics</b>					
V <sub>IN</sub> Input voltage	On mode	2.7	3.6	4.5	V
Internal bandgap reference voltage	On mode, measured through TESTV terminal	1.272	1.285	1.298	V
Reference voltage (V <sub>REF</sub> terminal)	On mode	0.725	0.75	0.7575	V
Retention mode reference	On mode	0.492	0.5	0.508	V
I <sub>REF</sub> NMOS sink		0.9	1	1.1	μA
Ground current	Bandgap IREF block Preregulator VREF buffer Retention reference buffer			25 20 15 10 10	μA
Output spot noise	100 Hz			1	μV/√Hz
A-weighted noise (rms)			200		nV (ms)
P-weighted noise (rms)			150		nV (ms)
Integrated noise	20 Hz to 100 kHz		2.2		μV
I <sub>BIAS</sub> trim bit LSB				0.1	μA
Ripple rejection	< 1 MHz from VBAT	60			dB
Start-up time				1	ms



### 5.1.3 Power Control

#### 5.1.3.1 Backup Battery Charger

If the backup battery is rechargeable, it can be recharged from the main battery. A programmable voltage regulator powered by the main battery allows recharging of the backup battery. The backup battery charge must be enabled using a control bit register. Recharging starts when two conditions are met:

- Main battery voltage > backup battery voltage
- Main battery > 3.2 V

The comparators of the backup battery system (BBS) give the two thresholds of the backup battery charge startup. The programmed voltage for the charger gives the end-of-charge threshold. The programmed current for the charger gives the charge current.

Overcharging is prevented by measurement of the backup battery voltage through the GP ADC. [Table 5-19](#) lists the characteristics of the backup battery charger.

**Table 5-19. Backup Battery Charger Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
VBACKUP-to-MADC input attenuation	VBACKUP from 1.8 to 3.3 V		0.33		V/V
Backup battery charging current	VBACKUP = 2.8 V, BBCHEN = 1, BBISEL = 00	10	25	45	μA
	VBACKUP = 2.8 V, BBCHEN = 1, BBISEL = 01	105	150	270	μA
	VBACKUP = 2.8 V, BBCHEN = 1, BBISEL = 10	350	500	900	μA
	VBACKUP = 2.8 V, BBCHEN = 1, BBISEL = 11	0.7	1	1.8	mA
	VBACKUP = 0 V, BBCHEN = 1, BBISEL = 00	17.5	25	45	μA
	VBACKUP = 0 V, BBCHEN = 1, BBISEL = 01	105	150	270	μA
	VBACKUP = 0 V, BBCHEN = 1, BBISEL = 10	350	500	900	μA
	VBACKUP = 0 V, BBCHEN = 1, BBISEL = 11	0.7	1	1.8	mA
End backup battery charging voltage: VBBCHGEN	I <sub>VBACKUP</sub> = -10 μA, BBSEL = 00	2.4	2.5	2.6	V
	I <sub>VBACKUP</sub> = -10 μA, BBSEL = 01	2.9	3.0	3.1	V
	I <sub>VBACKUP</sub> = -10 μA, BBSEL = 10	3.0	3.1	3.2	V
	I <sub>VBACKUP</sub> = -10 μA, BBSEL = 11	3.1	3.2	3.3	V

#### 5.1.3.2 Battery Monitoring and Threshold Detection

##### 5.1.3.2.1 Power On/Power Off and Backup Conditions

[Table 5-20](#) lists the threshold levels of the battery.

**Table 5-20. Battery Threshold Levels**

Parameter	Test Conditions	Min	Typ	Max	Unit
Main battery charged threshold VMBCH	Measured on VBAT terminal	3.1	3.2	3.3	V
Main battery low threshold VMBLO	VBACKUP = 3.2 V, measured on VBAT terminal (monitored on terminal ONNOFF)	2.55	2.7	2.85	V
Main battery high threshold VMBHI	Measured on terminal VBAT, VBACKUP = 0 V	2.5	2.65	2.95	V
	Measured on terminal VBAT, VBACKUP = 3.2 V	2.5	2.85	2.95	
Batteries not present threshold VBNPR	Measured on terminal VBACKUP with VBAT < 2.1 V	1.6	1.8	2.0	V
	Measured on terminal VBAT with VBACKUP = 0 V (monitored on terminal VRRTC)	1.95	2.1	2.25	

### 5.1.3.3 VRRTC LDO Regulator

The VRRTC voltage regulator is a programmable, low dropout, linear voltage regulator supplying (1.5 V) the embedded real-time clock (32.768-kHz oscillator) and dedicated I/Os of the digital host counterpart. The VRRTC regulator is also the supply voltage of the power-management digital state-machine. The VRRTC regulator is supplied from the UPR line, switched on by the main or backup battery, depending on the system state. The VRRTC output is present as long as a valid energy source is present. The VRRTC line is supplied by an LDO when  $V_{BAT} > 2.7$ , and a clamp circuit when in backup mode. [Table 5-21](#) describes the regulator characteristics.

**Table 5-21. VRRTC LDO Regulator Characteristics**

Parameter		Test Conditions	Min	Typ	Max	Unit
<b>Output Load Conditions</b>						
	Filtering capacitor	Connected from VRRTC.OUT to analog ground	0.3	1	2.7	$\mu\text{F}$
	Filtering capacitor ESR		20		600	m $\Omega$
<b>Electrical Characteristics</b>						
$V_{IN}$	Input voltage	On mode	2.7	$V_{BAT}$	4.5	V
$V_{OUT}$	Output voltage	On mode	1.45	1.5	1.55	V
$I_{OUT}$	Rated output current	On mode			30	mA
		Sleep mode			1	
	DC load regulation	On mode: $I_{OUT} = I_{OUTmax}$ to 0			100	mV
	DC line regulation	On mode, $V_{IN} = V_{INmin}$ to $V_{INmax}$ at $I_{OUT} = I_{OUTmax}$			100	mV
	Turn-on time	$I_{OUT} = 0$ , at $V_{OUT} = V_{OUTfinal} \pm 3\%$		100		$\mu\text{s}$
	Wake-up time	On mode from low power to On mode, $I_{OUT} = 0$ , at $V_{OUT} = V_{OUTfinal} \pm 3\%$		100		$\mu\text{s}$
		From backup to On mode, $I_{OUT} = 0$ , at $V_{OUT} = V_{OUTfinal} \pm 3\%$		100		
	Ripple rejection (VRRTC)	$f < 10$ kHz	50			dB
		$10$ kHz $< f < 100$ kHz	40			
		$f = 1$ MHz	30			
		$V_{IN} = V_{OUT} + 1$ V, $I_O = I_{MAX}$				
	Ground current	On mode, $I_{OUT} = 0$			70	$\mu\text{A}$
		On mode, $I_{OUT} = I_{OUTmax}$			100	
		Sleep mode, $I_{OUT} = 0$			10	
		Sleep mode, $I_{OUT} = 1$ mA			11	
		Off mode			1	
$V_{DO}$	Dropout voltage <sup>(1)</sup>	On mode, $I_{OUT} = I_{OUTmax}$			250	mV
	Transient load regulation	$I_{LOAD}: I_{MIN} - I_{MAX}$ Slew: 40 mA/ $\mu\text{s}$	-40		40	mV
	Transient line regulation	$V_{IN}$ drops 500 mV Slew: 40 mV/ $\mu\text{s}$			10	mV
	Overshoot	Softstart			3%	
	Pull down resistance	Default in off mode	250	320	450	$\Omega$

(1) For nominal output voltage

### 5.1.4 Power Consumption

Table 5-22 describes the power consumption, depending on the use cases.

#### NOTE

Typical power consumption is obtained in nominal operating conditions with the TPS65950 in stand-alone mode.

**Table 5-22. Power Consumption**

Mode	Description		Typical Consumption
Backup	Only the RTC date is maintained with a couple of registers in the backup domain. No main source is connected. Consumption is on the backup battery.	VBAT not present	$2.25 * 3.2 = 7.2 \mu W$
Wait-on	The phone is apparently off for the user, a main battery is present and well-charged. The RTC registers (registers in the backup domain) are maintained. Wake-up capabilities (like the PWRON button) are available.	VBAT = 3.8 V	$64 * 3.8 = 243.2 \mu W$
Active No Load	The subsystem is powered by the main battery, all supplies are enabled with full current capability, internal reset is released, and the associated processor is running.	VBAT = 3.8 V	$3291 * 3.8 = 12505 \mu W$
Sleep No Load	The main battery powers the subsystem, selected supplies are enabled but in low-consumption mode, and the associated processor is in low-power mode.	VBAT = 3.8 V	$496 * 3.8 = 1884.4 \mu W$

Table 5-23 lists the regulator states for each mode.

**Table 5-23. Regulator States Depending on Use Cases**

Regulator	Mode			
	Backup	Wait-On	Sleep No Load	Active No Load
VAUX1	OFF	OFF	OFF	OFF
VAUX2	OFF	OFF	SLEEP	ON
VAUX3	OFF	OFF	OFF	OFF
VAUX4	OFF	OFF	SLEEP	ON
VMMC1	OFF	OFF	OFF	OFF
VMMC2	OFF	OFF	SLEEP	ON
VPLL1	OFF	OFF	SLEEP	ON
VPLL2	OFF	OFF	SLEEP	ON
VSIM	OFF	OFF	OFF	OFF
VDAC	OFF	OFF	OFF	OFF
VINTANA1	OFF	OFF	SLEEP	ON
VINTANA2	OFF	OFF	SLEEP	ON
VINTDIG	OFF	OFF	SLEEP	ON
VIO	OFF	OFF	SLEEP	ON
VDD1	OFF	OFF	SLEEP	ON
VDD2	OFF	OFF	SLEEP	ON
VUSB_1V5	OFF	OFF	OFF	OFF
VUSB_1V8	OFF	OFF	OFF	OFF
VUSB_3V1	OFF	OFF	SLEEP	SLEEP

## 5.1.5 Power Management

### 5.1.5.1 Boot Modes

The modes corresponding to the BOOT0–BOOT1 combination value are listed in [Table 5-24](#).

**Table 5-24. BOOT Mode Description**

Name	Description	BOOT0	BOOT1
	Reserved	0	0
MC027	Master_C027_Generic 01	0	1
MC021	Master_C021_Generic 10	1	0
SC021	Slave_C021_Generic 11	1	1

### 5.1.5.2 Process Modes

The process modes parameter defines:

- The boot voltage for the host core
- The boot sequence associated with the process
- The dynamic voltage and frequency scaling (DVFS) protocol associated with the process

#### 5.1.5.2.1 C027.0 Mode

[Table 5-25](#) lists the parameters for C027.0 mode.

**Table 5-25. C027.0 Mode Description**

Boot core voltage	1.3 V
Power sequence	VIO followed by VDD1 and VPLL
DVFS protocol	VMODE1/2

#### 5.1.5.2.2 C021.M Mode

[Table 5-26](#) lists the parameters for C021.M mode.

**Table 5-26. C021.M Mode Description**

Boot core voltage	1.2 V
Power sequence	VIO followed by VPLL1, VDD2, VDD1
DVFS protocol	SmartReflex IF (I <sup>2</sup> C high speed)

### 5.1.5.3 Power-On Sequence

#### 5.1.5.3.1 Timings Before Sequence\_Start

The starting time of the power-on sequence relative to external events is shown in Figure 5-8.





Figure 5-8. Timings Before Sequence Start

**5.1.5.3.2 OMAP2 Power-On Sequence**

Figure 5-9 shows the timing and control that must occur in Master\_C027\_Generic mode. Sequence\_Start occurs according to the events shown in Figure 5-8.




032-011

**Figure 5-9. Timings—OMAP2 Power-On Sequence**

### 5.1.5.3.3 OMAP3 Power-On Sequence

Figure 5-10 shows the timing and control that must occur in Master\_C021\_Generic mode. Sequence\_Start occurs according to the events shown in Figure 5-8.



032-012

Figure 5-10. Timings—OMAP3 Power-On Sequence

### 5.1.5.3.4 Power On in Slave\_C021\_Generic Mode

Figure 5-11 describes the timing and control that must occur in the Slave\_C021\_Generic mode. Sequence\_Start is a symbolic internal signal to ease the description of the power sequences and occurs according to the different events detailed in Figure 5-8.




Figure 5-11. Timings—Power On in Slave\_C021\_Generic Model




### 5.1.5.4 Power-Off Sequence

This section describes the signal behavior required to power down the system.

#### 5.1.5.4.1 Power-Off Sequence in Master Modes

Figure 5-12 shows the timing and control that occur during the power-off sequence in master modes.



032-013

NOTE: All timings are typical values with the default setup (depending on the resynchronization between power domains, state machinery priority, etc.).

**Figure 5-12. Power-Off Sequence in Master Modes**

If the value of the HF clock is not 19.2 MHz (with the values of the CFG\_BOOT HFCLK\_FREQ bit field set accordingly), the delay between DEVOFF and NRESPWRON/CLK32KOUT/SYSEN/HFCLKOUT is divided by two (approximately 9 μs). This is caused by the internal frequency used by power STM switching from 3 to 1.5 MHz if the HF clock value is 19.2 MHz.

The DEVOFF event is PWRON falling edge in slave mode and DEVOFF internal register write in master mode.

## 5.2 Real-Time Clock and Embedded Power Controller

The TPS65950 device contains an RTC to provide clock and timekeeping functions and an EPC to provide battery supervision and control.

## 5.2.1 RTC

The RTC provides the following basic functions:

- Time information (seconds/minutes/hours) directly in binary-coded decimal (BCD) code
- Calendar information (day/month/year/day of the week) directly in BCD code
- Interrupt generation periodically (1 second/1 minute/1 hour/1 day) or at a precise time (alarm function)
- 32-kHz oscillator drift compensation and time correction
- Alarm-triggered system wake-up event

### 5.2.1.1 Backup Battery

The TPS65950 implements a backup mode in which a backup battery can keep the RTC running to maintain clock and time information even if the main supply is not present. If the backup battery is rechargeable, the device also provides a backup battery charger so it can be recharged when the main battery supply is present.

The backup domain powers the following:

- Internal 32.768-kHz crystal oscillator
- RTC
- Eight GP storage registers
- Backup domain low-power regulator (VBRTC)

## 5.2.2 EPC

The EPC provides five system states for optimal power use by the system, as listed in [Table 5-27](#).

**Table 5-27. System States**

System State	Description
NO SUPPLY	The system is not powered by any battery.
BACKUP	The system is powered only with the backup battery and maintains only the VBRTC supply.
WAIT-ON	The system is powered by the main battery and maintains only the VVRTC supply. It can accept switch-on requests.
ACTIVE	The system is powered by the main battery; all supplies can be enabled with full current capability.
SLEEP	The main battery powers the system; selected supplies are enabled, but in low consumption mode.

Three categories of events can trigger state transitions:

- Hardware events: Supply/battery insertion, wake-up requests, USB plug, and RTC alarm
- Software events: Switch-off commands, switch-on commands, and sleep-on commands
- Monitoring events: Supply/battery level check, main battery removal, main battery fail, and thermal shutdown

## 5.3 Audio/Voice Module

The audio codec in the device includes five DACs and two ADCs to provide multiple voice channels and stereo downlink channels that can support all standard audio sample rates through I2S/TDM format interfaces. The audio output stages on the device include stereo headset amplifiers, two integrated class-D amplifiers providing stereo differential outputs, predrivers for line outputs, and an earpiece amplifier. The input audio stages include three differential microphone inputs, stereo line inputs, and interface for digital microphones. Automatic and programmable gain control is available with all necessary digital filtering, side-tone functions, and pop-noise reduction.

Figure 5-13 is a block diagram of the audio/voice module.




Figure 5-13. Audio/Voice Module Block Diagram

### 5.3.1 Audio/Voice Downlink (RX) Module


The audio/voice module includes the following output stages:

- Mono/stereo single-ended headset amplifier
- Stereo differential integrated class-D 8-Ω hands-free amplifiers
- Predriver output signals for external class-D amplifiers (single-ended)
- Mono differential earpiece amplifier
- Vibrator H-bridge

### 5.3.1.1 Earphone Output

#### 5.3.1.1.1 Earphone Output Characteristics

Analog signals from the audio and/or voice interface are fed to the earphone amplifier. This amplifier, with different gains, provides a full differential signal on terminals EARP and EARM. Figure 5-14 shows the earphone amplifier. Table 5-28 lists the output characteristics of the earphone amplifier.



032-015

**Figure 5-14. Earphone Amplifier**

**Table 5-28. Earphone Amplifier Output Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
Differential load impedance		26	32		$\Omega$
		100	100		pF
Gain range <sup>(1)</sup>	Audio path	-86		36	dB
	Voice path	-60		36	
Absolute gain error		-1		1	dB
Maximum output power	At 1.4 V <sub>rms</sub> differential output voltage Load impedance = 32 $\Omega$		61.25		mW
Peak-to-peak differential output voltage (0 dBFs)	Default gain <sup>(2)</sup>		4.0		V <sub>PP</sub>
Total harmonic distortion	At 0 dBFs		-65	-60	dB
Default gain <sup>(2)</sup>	At -6 dBFs		-70	-65	
Load impedance = 32 $\Omega$	At -20 dBFs			-60	
	At -60 dBFs			-30	
Idle channel noise (20 Hz to 20 kHz, A-weighted)	Gain = 0 dB Load = 32 $\Omega$		-90	-85	dBFs
Output PSRR (for all gains)	20 Hz to 4 kHz		90		dB
	20 Hz to 20 kHz		70		

- (1) Audio digital filter = -62 to 0 dB (1-dB steps) and 0 to 12 dB (6-dB steps)  
 Voice digital filter = -36 to 12 dB (1-dB steps)  
 ARXPGA (volume control) = -24 to 12 dB (2-dB steps)  
 Output driver = 0, 6, 12 dB

- (2) The default gain setting assumes the ARXPGA has 2-dB gain setting (volume control) and output driver at 6-dB gain setting.

### 5.3.1.1.2 External Components and Application Schematic

Figure 5-15 is a simplified schematic of the earphone speaker.




Figure 5-15. Earphone Speaker

#### NOTE

For the component values, see Table 5-92.

### 5.3.1.2 8-Ω Stereo Hands-Free

The digital signal from the audio and/or voice interface is fed to two class-D amplifiers. These 8-Ω speaker amplifiers provide a stereo differential signal on terminal pairs (IHF.RIGHT.P, IHF.RIGHT.M and IHF.LEFT.P, IHF.LEFT.M).

#### 5.3.1.2.1 8-Ω Stereo Hands-Free Output Characteristics

Figure 5-16 shows the 8-Ω stereo hands-free amplifier. Table 5-29 lists the output characteristics of the 8-Ω stereo hands-free amplifier.




Figure 5-16. 8-Ω Stereo Hands-Free Amplifiers

**Table 5-29. 8-Ω Stereo Hands-Free Output Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
VBAT voltage		3.0	3.6	4.6	V
Load impedance		6	8		Ω
Gain range <sup>(1)</sup>	Audio path	-75.6		34.4	dB
	Voice path	-49.6		34.4	
Absolute gain error		-1		1	dB
Maximum output power (load impedance = 8 Ω)	VBAT > 3.6 V		400		mW
	VBAT > 4.0 V		700		
Peak-to-peak differential output voltage	VBAT > 3.6 V (0 dBFs)		5.0		V <sub>PP</sub>
	VBAT > 4.0 V (2 dBFs)		6.25		
Total harmonic distortion (load impedance = 8 Ω, gain setting = 0 dB) (VBAT > 3.6 V)	At 0 dBFs		-60	-40	dBFs
	At -10 dBFs			-60	
	At -20 dBFs			-45	
	At -60 dBFs			-20	
Total harmonic distortion (load impedance = 8 Ω, (VBAT > 4.2 V)	2 dBFs		-60	-40	dB
Idle channel noise (20 Hz to 20 kHz)	0 dB gain		-88		dBFs
PSRR (input signal 1 kHz sine, 300 mVPP GSM ripple at 217 Hz with 10-μs rise/fall times, at 12.5% duty cycle)	From VBAT	75	80		dB
Efficiency	Power on load = 400 mW Load impedance = 8 Ω	70%			
Power dissipation	Power on load = 400 mW Load impedance = 8 Ω			175	mW
Idle current consumption on VBAT	Without input signal		6		mA
Clock frequency for the ramp generation		384		426.6	kHz
I <sub>DDQ</sub> current	At 25°C		0.6		μA

- (1) Audio digital filter = -62 to 0 dB (1-dB steps) and 0 to 12 dB (6-dB steps)  
 Voice digital filter = -36 to 12 dB (1-dB steps)  
 ARXPGA (volume control) = -24 to 12 dB (2-dB steps)  
 Output driver = 10.4 dB

### 5.3.1.2.1.1 Short-Circuit Protection

There is short-circuit protection for hands-free amplifiers to limit power dissipation to 1.2 W. The short-circuit protection can be disabled by register. If a short circuit is detected, the short-circuit detection block switches off the hands-free speaker output stages. A software restart is required to restart the class-D amplifier.

### 5.3.1.2.2 External Components and Application Schematic

Figure 5-17 is a simplified schematic of the 8-Ω stereo hands-free.




Figure 5-17. 8-Ω Stereo Hands-Free

#### NOTE

For the component values, see Table 5-92.

For ferrite bead, choose one with high impedance at high frequencies, but with very low impedance at low frequencies. For example, MPZ1608S221A (recommended), N2012ZPS121, or MDP BKP1608HS271.

### 5.3.1.3 Headset

The analog signal from the audio and/or voice interface is fed to two single-ended headset amplifiers.

There are two configurations:

- Stereo single-ended mode: Left and right headset amplifiers with different gains (–6, 0, 6 dB) provide the stereo signal on the HSOL and HSOR terminals. A pseudo-ground is provided on the VMID terminal to eliminate external capacitors.
- Stereo single-ended mode ac-coupled: Left and right headset amplifiers with different gains (–6, 0, 6 dB) provide the stereo signal on the HSOL and HSOR terminals. The external capacitor is required to eliminate the dc component of the signal.

#### 5.3.1.3.1 Headset Output Characteristics

Figure 5-18 shows the headset amplifier. Table 5-30 lists the output characteristics of the headset amplifier.




Figure 5-18. Headset Amplifier

**Table 5-30. Headset Output Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
Load impedance		14	16		$\Omega$
		100	100		pF
Gain range <sup>(1)</sup>	Audio path	-92		30	dB
	Voice path	-66		30	
Absolute gain error		-1		1	dB
Maximum output power	At 0.53 Vrms differential output voltage Load impedance = 16 $\Omega$		17.56		mW
Peak-to-peak output voltage (0 dBFs)	Default gain <sup>(2)</sup>		1.5		V <sub>PP</sub>
<b>Single-Ended Mode ac-Coupled</b>					
Total harmonic distortion Default gain <sup>(2)</sup> Load = 16 $\Omega$	At 0 dBFs		-80	-75	dB
	At -6 dBFs		-74	-69	
	At -20 dBFs		-70	-65	
	At -60 dBFs		-30	-25	
Idle channel noise (20 Hz to 20 kHz, A-weighted)	Default gain <sup>(3)</sup> Load = 16 $\Omega$		-90	-85	dB
SNR (A-weighted over 20-kHz bandwidth)	At 0 dBFs	82	86		dB
Output PSRR (for all gains)	20 Hz to 4 kHz		90		dB
	20 Hz to 20 kHz		70		
Crosstalk between right and left channels			-60		dB
<b>Single-Ended Mode (Pseudo-Ground Provided on HSOVMID)</b>					
Total harmonic distortion Default gain <sup>(3)</sup> Load = 16 $\Omega$	At 0 dBFs		-75	-70	dB
	At -6 dBFs		-74	-69	
	At -20 dBFs		-70	-65	
	At -60 dBFs		-30	-25	
Idle channel noise (20 Hz to 20 kHz, A-weighted)	Default gain <sup>(3)</sup> Load = 16 $\Omega$		-90	-85	dB
Output PSRR (for all gains)	20 Hz to 4 kHz		85		dB
	20 Hz to 20 kHz		65		

(1) Audio digital filter = -62 to 0 dB (1-dB steps) and 0 to 12 dB (6-dB steps)  
 Voice digital filter = -36 to 12 dB (1-dB steps)  
 ARXPGA (volume control) = -24 to 12 dB (2-dB steps)  
 Output driver = -6, 0, 6 dB


(2) The default gain setting assumes the ARXPGA has 0 dB gain setting (volume control) and output driver at 0 dB gain setting.

(3) The default gain setting assumes the ARXPGA has 0 dB gain setting (volume control) and output driver at 0 dB gain setting.



5.3.1.3.2 External Components and Application Schematic

Figure 5-19 is a schematic of a headset 4-wire stereo jack without an external FET. Table 5-31 lists the output characteristics of this configuration.



032-20

Figure 5-19. Headset 4-Wire Stereo Jack Without an External FET


Table 5-31. Output Characteristics of a Headset 4-Wire Stereo Jack Without an External FET

Parameter	Test Conditions		Min	Typ	Max	Unit
Rsb	Cb < 200 pF		0			Ω
	Cb = 100 nF		300			
	Cb = 1 μF		500			
Rb + Rsb			2.2		2.7	kΩ
Cs The input capacitors and output resistors form a high-pass filter (HPF) with the corner frequency = 1/(2πR <sub>out</sub> /Cs)			22	47		μF
Rs required to ensure HS amplifier stability	<b>R<sub>L</sub></b>	<b>C<sub>L</sub></b>				Ω
	16 to 32 Ω	<100 pF	0			
	16 to 32 Ω	1 nF	4			
	16 Ω	2 nF	8			
	24 Ω		12			
	32 Ω		18			
	16 Ω	3 nF	12			
	24 Ω		20			
	32 Ω		24			
	16 Ω	4 nF	16			
	24 Ω		24			
	32 Ω		32			
	16 Ω	5 nF	20			
24 Ω	28					
32 Ω	36					

**NOTE**

For other component values, see [Table 5-92](#).

[Table 5-32](#) is a schematic of a headset 4-wire stereo jack with an external FET. [Table 5-32](#) lists the output characteristics of this configuration.



**Figure 5-20. Headset 4-Wire Stereo Jack With an External FET**


**Table 5-32. Output Characteristics of a Headset 4-Wire Stereo Jack With an External FET**

Parameter	Test Conditions		Min	Typ	Max	Unit
Rsb	Cb < 200 pF		0			Ω
	Cb = 100 nF		300			
	Cb = 1 μF		500			
Rb + Rsb			2.2		2.7	kΩ
Cs The input capacitors and output resistors form a HPF with the corner frequency = 1/(2πR <sub>out</sub> /Cs)			22	47		μF
Rs required to ensure HS amplifier stability and no distortion caused by the parasitic diode of the external FET	<b>R<sub>L</sub></b>	<b>C<sub>L</sub></b>				Ω
	16 Ω	<2 nF	10			
	24 Ω		15			
	32 Ω		20			
	16 Ω	3 nF	12			
	24 Ω		20			
	32 Ω		24			
	16 Ω	4 nF	16			
	24 Ω		24			
	32 Ω		32			
	16 Ω	5 nF	20			
	24 Ω		28			
32 Ω	36					

**NOTE**

For other component values, see [Table 5-92](#).

Figure 5-21 is a schematic of a headset 5-wire stereo jack. [Table 5-33](#) lists the output characteristics of this configuration.



**Figure 5-21. Headset 5-Wire Stereo Jack**


**Table 5-33. Output Characteristics of a Headset 5-Wire Stereo Jack**

Parameter	Test Conditions		Min	Typ	Max	Unit
Rsb	Cb < 200 pF		0			Ω
	Cb = 100 nF		300			
	Cb = 1 μF		500			
Rb + Rsb			2.2		2.7	kΩ
Rs required to ensure HS amplifier stability	<b>R<sub>L</sub></b>	<b>C<sub>L</sub></b>				
	16 to 32 Ω	<100 pF	0			Ω
	16 to 32 Ω	1 nF	4			
	16 Ω	2 nF	8			
	24 Ω		12			
	32 Ω		18			
	16 Ω	3 nF	12			
	24 Ω		20			
	32 Ω		24			
	16 Ω	4 nF	16			
	24 Ω		24			
	32 Ω		32			
	16 Ω	5 nF	20			
	24 Ω		28			
	32 Ω		36			

**NOTE**

For other component values, see [Table 5-92](#).

Figure 5-22 is a schematic of a headset 4-wire stereo jack optimized.



032-023

**Figure 5-22. Headset 4-Wire Stereo Jack Optimized**

**NOTE**

For other component values, see [Table 5-92](#).

**5.3.1.4 Headset Pop-Noise Attenuation**

Pop noise occurs when the audio output amplifier is switched on. Although the speaker is ac-coupled through an external capacitor, the sharp rise time given by the activation of the amplifier causes a large spike to propagate to the speakers. Pop attenuation is achieved through a precharge and discharge of the external coupling capacitor.

The antipop system using an internal current generator controlling the ramp of charge or discharge is implemented for the headset output. The pop-noise effect can be dramatically reduced by an external FET controlled by a 1.8-V output signal (MUTE pin).

Figure 5-23 is a diagram of headset pop noise. [Table 5-34](#) lists the characteristics of headset pop noise.




Figure 5-23. Headset Pop-Noise Cancellation Diagram

Table 5-34. Headset Pop-Noise Characteristics

Parameter	Test Conditions	Min	Typ	Max	Unit
dv/dt	Ramp of charge or discharge			170	V/s
Pop-noise (A-weighted)	ac-coupling capacitor = 47 $\mu$ F Serial resistor = 33 $\Omega$ External FET: Rdson = 0.12 $\Omega$			1	mV

### 5.3.1.5 Predriver for External Class-D Amplifier

Two predriver amplifiers provide a stereo signal on the PreD.LEFT and PreD.RIGHT terminals to drive an external class-D amplifier. These terminals are available if a stereo, single-ended, ac-coupled headset is used.

#### 5.3.1.5.1 Predriver Output Characteristics

Table 5-35 lists the output characteristics of the predriver.


**Table 5-35. Predriver Output Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
Load impedance		10			kΩ
		50			pF
Gain range <sup>(1)</sup>	Audio path	-92		30	dB
	Voice path	-66		30	
Absolute gain error		-1		1	dB
Peak-to-peak output voltage (0 dBFs)	Default gain <sup>(2)</sup>		1.5		V <sub>PP</sub>
Total harmonic distortion Default gain <sup>(2)</sup> Load > 10 kΩ // 50 pF	At 0 dBFs		-80	-75	dB
	At -6 dBFs		-74	-69	
	At -20 dBFs		-70	-65	
	At -60 dBFs		-30	-25	
Idle channel noise (20 Hz to 20 kHz, A-weighted)	Default gain <sup>(2)</sup> Load = 10 Ω		-90	-85	dB
SNR (A-weighted over 20-kHz bandwidth) Default gain <sup>(3)</sup>	At 0 dBFs	83	88		dB
	At -60 dBFS		30		
Output PSRR (for all gains)	20 Hz to 4 kHz		90		dB
	20 Hz to 20 kHz		70		

- (1) Audio digital filter = -62 to 0 dB (1-dB steps) and 0 to 12 dB (6-dB steps)  
 Voice digital filter = -36 to 12 dB (1-dB steps)  
 ARXPGA (volume control) = -24 to 12 dB (2-dB steps)  
 Output driver = -6, 0, 6 dB
- (2) The default gain setting assumes the ARXPGA has a 0 dB gain setting (volume control) and output driver has a 0 dB gain setting.
- (3) The default gain setting assumes the ARXPGA has a 0 dB gain setting (volume control) and output driver has a 0 dB gain setting.

**5.3.1.5.2 External Components and Application Schematic**

Figure 5-24 is a simplified schematic of the external class-D predriver.



032-025

**Figure 5-24. Predriver for External Class D**

In Figure 5-24, input resistor ( $R_{PR}$  or  $R_{PL}$ ) sets the gain of the external class D. For TPS2010D1, the gain is defined according to the following equation:

$$\text{Gain (V/V)} = 2 \cdot 150 \cdot 10^3 / (R_{PR} \text{ or } R_{PL})$$

$$R_{PR} \text{ or } R_{PL} > 15 \text{ k}\Omega$$

**NOTE**

For other component values, see [Table 5-92](#).

**5.3.1.6 Vibrator H-Bridge**

A digital signal from the pulse width modulated generator is fed to the vibrator H-bridge driver. The vibrator H-bridge is a differential driver that drives vibrator motors. The differential output allows dual rotation directions.

**5.3.1.6.1 Vibrator H-Bridge Output Characteristics**


[Table 5-36](#) lists the output characteristics of the vibrator H-bridge.

**Table 5-36. Vibrator H-Bridge Output Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
VBAT voltage		2.8	3.6	4.8	V
Differential output swing (16-Ω load)	VBAT = 2.8 V	3.6			V <sub>PP</sub>
	VBAT = 3.5 V	4.3			
Output resistance (summed for both sides)				8	Ω
Load capacitance				100	pF
Load resistance		8	16	60	Ω
Load inductance			30	300	μH
Total harmonic distortion				10%	
Operating frequency		20		10k	Hz

**5.3.1.6.2 External Components and Application Schematic**

[Figure 5-25](#) is a simplified schematic of the vibrator H-bridge.



**Figure 5-25. Vibrator H-Bridge**

**NOTE**

For other component values, see [Table 5-92](#).


Example of ferrite: BLM 18BD221SN1.

### 5.3.1.7 Carkit Output

The USB-CEA carkit uses the DP/DM pad to output audio signals (see the *CEA-936A: Mini-USB Analog Carkit Interface Specification*).

The MCPC carkit uses the RXAF analog pad to output audio signals.

Figure 5-26 shows the carkit output downlink full path characteristics for audio and USB.



032-027

**Figure 5-26. Carkit Output Downlink Path Characteristics**

Table 5-37 lists the electrical characteristics of the MCPC and USB-CEA carkit audio.

**Table 5-37. MCPC and USB-CEA Carkit Audio Downlink Electrical Characteristics**

Parameter	Conditions	Min	Typ	Max	Unit
Output load	USB-CEA (DP/DM)	20			kΩ
	MCPC (RXAF)	5			
Gain range <sup>(1)</sup>	Audio path	-92		30	dB
	Voice path	-66		30	
Absolute gain error	At 1 kHz	-1		1	dB
Peak-to-peak differential output voltage (0 dBFS)	Gain = 0 dB		1.5		V <sub>PP</sub>
Total harmonic distortion	At 0 dBFS		-80	-75	dB
	At -6 dBFS		-74	-69	
	At -20 dBFS		-70	-65	
	At -60 dBFS		-30	-25	
THD+N (20 Hz to 20 kHz, A-weighted)	At 0 dBFS		60		dB
Idle channel noise (20 Hz to 20 kHz, A-weighted), default gain setting <sup>(2)</sup>	USB-CEA		-77		dBFS
	MCPC		-80	-77	
Output PSRR	20 Hz to 20 kHz		60		dB
Supply voltage (VINTANA1)			1.5		V
Common mode output voltage for USB-CEA		1.3	1.35	1.4	V
Isolation between D+/D- during audio mode (20 Hz to 20 kHz)		60			dB
Crosstalk between right and left channels	USB-CEA stereo		-90		dB
Crosstalk RX/TX (1 V <sub>PP</sub> output)	USB-CEA mono/stereo			-60	dB
	MCPC			-65	
Signal noise ratio (20 Hz to 20 kHz, A-weighted)	At 0 dBFS		60		dB
Phone speaker amplifier output impedance at 1 kHz	USB-CEA (DP/DM)			200	Ω
	MCPC (RXAF)			200	

(1) Audio digital filter = -62 to 0 dB (1-dB steps) and 0 to 12 dB (6-dB steps);  
 Voice digital filter = -36 to 12 dB (1-dB steps);  
 ARXPGA (volume control) = -24 to 12 dB (2-dB steps);  
 Output driver (USB-CEA and MCPC) = -1 dB

(2) The default gain setting assumes the ARXPGA has 0-dB gain setting (volume control) and output driver at 0.6-dB gain setting.



### 5.3.1.8 Digital Audio Filter Module

Figure 5-27 shows the digital audio filter downlink full path characteristics of the audio interface.




Figure 5-27. Digital Audio Filter Downlink Path Characteristics

The HPF can be bypassed.

Table 5-38 lists the audio filter frequency responses relative to reference gain at 1 kHz.

Table 5-38. Digital Audio Filter RX Electrical Characteristics

Parameter	Conditions	Min	Typ	Max	Unit
Passband			0.42		$F_S$
Passband ripple	0 to $0.42F_S$ <sup>(1)</sup>	-0.25	0.1	0.25	dB
Stopband			0.6		$F_S$
Stopband attenuation	$F = 0.6F_S$ <sup>(1)</sup> to $0.8F_S$ <sup>(1)</sup>	60	75		dB
Group delay			$15.8/F_S$ <sup>(1)</sup>		$\mu s$
Linear phase		-1.4		1.4	$^\circ$

(1)  $F_S$  is the sampling frequency (8, 11.025, 12, 16, 22.05, 24, 32, 44.1, or 48 kHz).

### 5.3.1.9 Digital Voice Filter Module

Figure 5-28 shows the digital voice filter downlink full path characteristics of the voice interface.





Figure 5-28. Digital Voice Filter Downlink Path Characteristics

The global HPF or only the third-order HPF can be bypassed (when the third-order HPF is skipped, the first-order HPF remains active).

**5.3.1.9.1 Voice Downlink Filter (Sampling Frequency at 8 kHz)**

Figure 5-29 shows the voice downlink frequency response with  $F_S = 8$  kHz. Table 5-39 lists the voice filter frequency responses relative to the reference gain at 1 kHz with  $F_S = 8$  kHz.




**Figure 5-29. Voice Downlink Frequency Response With  $F_S = 8$  kHz**

**Table 5-39. Digital Voice Filter RX Electrical Characteristics With  $F_S = 8$  kHz**

Parameter	Test Conditions	Min	Typ	Max	Unit
Frequency response relative to reference gain at 1 kHz (first-order HPF)	100 Hz			-20	dB
	200 Hz	-8		-0.5	
	300 to 3300 Hz	-0.5	0	0.5	
	3400 Hz	-1.5	0	0.1	
	4000 Hz			-17	
	4600 Hz			-40	
	> 6000 Hz			-45	
Pole when third-order HPF is disabled (first-order HPF)			2.5		Hz
Group delay			0.5		ms

5.3.1.9.2 Voice Downlink Filter (Sampling Frequency at 16 kHz)

Figure 5-30 shows the voice downlink frequency response with  $F_S = 16$  kHz. Table 5-40 lists the voice filter frequency responses relative to the reference gain at 1 kHz with  $F_S = 16$  kHz.



032-031

Figure 5-30. Voice Downlink Frequency Response With  $F_S = 16$  kHz

Table 5-40. Digital Voice Filter RX Electrical Characteristics With  $F_S = 16$  kHz

Parameter	Test Conditions	Min	Typ	Max	Unit
Frequency response relative to reference gain at 1 kHz (first-order HPF)	300 to 6600 Hz	-0.5	0	0.5	dB
	6800 Hz	-1.5	0	0.1	
	8000 Hz			-17	
	9200 Hz			-40	
	> 12000 Hz			-45	
Pole when third-order HPF is disabled (first-order HPF)			5		Hz

5.3.1.10 Boost Stage

The boost effect adds emphasis to low frequencies. It compensates for an HPF created by the capacitance resistor (CR) filter of the headset (in ac-coupling configuration).

There are four modes. Three effects are available, with slightly different frequency responses, and the fourth setting disables the boost effect:

- Boost effect 1
- Boost effect 2
- Boost effect 3
- Flat equalization: The boost effect is in bypass mode.

Table 5-41 and Table 5-42 list typical values according to frequency response versus input frequency and  $F_S$  frequency.

**Table 5-41. Boost Electrical Characteristics Versus  $F_S$  Frequency ( $F_S \leq 22.05$  kHz)**

Frequency (Hz)	$F_S = 8$ kHz			$F_S = 11.025$ kHz			$F_S = 12$ kHz			$F_S = 16$ kHz			$F_S = 22.05$ kHz			Unit
	1	2	3	1	2	3	1	2	3	1	2	3	1	2	3	
10	4.51	5.13	5.62	5.10	5.51	5.80	5.22	5.58	5.83	5.54	5.77	5.92	5.76	5.89	5.97	dB
12	4.08	4.83	5.46	4.80	5.32	5.71	4.95	5.41	5.76	5.36	5.66	5.87	5.65	5.83	5.94	
15.2	3.43	4.32	5.18	4.28	4.97	5.54	4.47	5.11	5.61	5.03	5.47	5.79	5.45	5.71	5.90	
18.2	2.91	3.86	4.89	3.82	4.63	5.36	4.04	4.80	5.45	4.71	5.26	5.69	5.24	5.59	5.84	
20.5	2.56	3.53	4.65	3.49	4.37	5.21	3.72	4.56	5.32	4.45	5.09	5.60	5.06	5.49	5.79	
29.4	1.62	2.49	3.78	2.45	3.42	4.57	2.68	3.74	4.73	3.51	4.39	5.24	4.35	5.02	5.59	
39.7	1.05	1.71	2.93	1.67	2.55	3.84	1.88	2.80	4.06	2.66	3.63	4.72	3.67	4.45	5.27	
50.4	0.71	1.20	2.26	1.17	1.91	3.17	1.33	2.13	3.41	2.01	2.95	4.19	2.89	3.85	4.88	
60.3	0.51	0.92	1.79	0.89	1.49	2.65	1.00	1.68	2.89	1.57	2.43	3.72	2.39	3.35	4.52	
76.7	0.32	0.61	1.26	0.59	1.05	1.99	0.69	1.18	2.22	1.11	1.79	3.04	1.76	2.66	3.94	
97.5	0.20	0.39	0.87	0.38	0.70	1.43	0.44	0.79	1.62	0.75	1.27	2.36	1.24	2.00	3.28	
131.5	0.12	0.21	0.50	0.20	0.39	0.88	0.25	0.47	1.02	0.42	0.78	1.59	0.75	1.30	2.41	
157	0.08	0.15	0.36	0.15	0.28	0.65	0.17	0.33	0.75	0.31	0.57	1.22	0.55	0.99	1.93	
200	0.05	0.09	0.22	0.09	0.17	0.41	0.11	0.21	0.49	0.19	0.37	0.82	0.36	0.66	1.38	
240	0.03	0.06	0.15	0.06	0.12	0.29	0.07	0.14	0.35	0.14	0.26	0.60	0.25	0.48	1.04	
304	0.02	0.04	0.09	0.04	0.07	0.18	0.04	0.09	0.22	0.08	0.16	0.38	0.16	0.30	0.70	
463	0.00	0.01	0.03	0.01	0.03	0.07	0.02	0.04	0.09	0.03	0.07	0.17	0.07	0.13	0.32	
704	0.00	0.00	0.01	0.00	0.01	0.03	0.01	0.01	0.03	0.01	0.03	0.07	0.03	0.06	0.14	
1008	0.00	0.00	0.00	0.00	0.00	0.01	0.00	0.00	0.01	0.00	0.01	0.03	0.01	0.02	0.06	
1444	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.01	0.02	
2070	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.01	
3770	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	

**Table 5-42. Boost Electrical Characteristics Versus  $F_S$  Frequency ( $F_S \geq 24$  kHz)**

Frequency (Hz)	$F_S = 24$ kHz			$F_S = 32$ kHz			$F_S = 44.1$ kHz			$F_S = 48$ kHz			$F_S = 96$ kHz			Unit
	1	2	3	1	2	3	1	2	3	1	2	3	1	2	3	
10	5.79	5.90	5.97	5.89	5.89	5.99	5.95	5.98	6.04	5.96	5.99	6.01	5.71	5.83	5.90	dB
12	5.70	5.85	5.95	5.84	5.84	5.98	5.92	5.97	6.03	5.94	5.98	6.00	5.54	5.68	5.81	
15.2	5.53	5.76	5.91	5.73	5.73	5.96	5.87	5.94	6.02	5.89	5.95	5.99	5.40	5.57	5.73	
18.2	5.35	5.65	5.87	5.62	5.62	5.93	5.80	5.90	6.00	5.83	5.93	5.98	5.28	5.48	5.68	
20.5	5.19	5.56	5.83	5.52	5.52	5.91	5.74	5.87	5.99	5.78	5.90	5.97	5.19	5.42	5.64	
29.4	4.55	5.18	5.64	5.10	5.07	5.79	5.51	5.75	5.94	5.57	5.79	5.92	4.87	5.18	5.48	
39.7	3.81	4.62	5.37	4.52	4.52	5.64	5.12	5.53	5.85	5.26	5.59	5.84	4.47	4.91	5.30	
50.4	3.14	4.06	5.02	3.94	3.95	5.43	4.69	5.27	5.72	4.88	5.37	5.73	4.08	4.63	5.11	
60.3	2.62	3.51	4.69	3.46	3.54	5.21	4.30	5.00	5.59	4.49	5.13	5.62	3.72	4.37	4.95	
76.7	1.97	2.90	4.15	2.76	2.76	4.78	3.68	4.52	5.34	3.91	4.70	5.40	3.18	3.92	4.67	
97.5	1.41	2.22	3.51	2.10	2.09	4.27	2.99	3.94	4.99	3.24	4.15	5.07	2.59	3.41	4.33	
131.5	0.88	1.49	2.65	1.40	1.40	3.49	2.15	3.10	4.35	2.38	3.35	4.51	1.86	2.69	3.75	
157	0.65	1.13	2.15	1.04	1.04	2.96	1.70	2.58	3.90	1.90	2.82	4.08	1.47	2.24	3.35	
200	0.41	0.76	1.55	0.70	0.70	2.28	1.19	1.93	3.23	1.35	2.15	3.44	1.03	1.68	2.77	
240	0.30	0.55	1.18	0.50	0.50	1.81	0.89	1.51	2.71	1.02	1.70	2.92	0.77	1.31	2.32	
304	0.18	0.35	0.80	0.33	0.32	1.27	0.58	1.04	2.05	0.68	1.19	2.24	0.51	0.90	1.75	
463	0.08	0.16	0.37	0.14	0.14	0.64	0.27	0.50	1.12	0.31	0.58	1.25	0.23	0.43	0.95	
704	0.03	0.06	0.16	0.06	0.06	0.29	0.12	0.23	0.56	0.14	0.27	0.62	0.10	0.20	0.46	
1008	0.01	0.03	0.07	0.03	0.02	0.14	0.06	0.11	0.30	0.06	0.13	0.31	0.05	0.10	0.23	
1444	0.00	0.01	0.03	0.01	0.01	0.06	0.03	0.05	0.16	0.03	0.06	0.15	0.02	0.05	0.11	
2070	0.00	0.00	0.01	0.00	0.00	0.02	0.01	0.02	0.09	0.01	0.03	0.07	0.01	0.02	0.05	
3770	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.04	0.00	0.00	0.01	0.00	0.00	0.01	

### 5.3.2 Audio/Voice Uplink (TX) Module

The voice uplink path includes two input amplification stages dedicated to ten analog input terminals:

- MIC\_MAIN\_P, MIC\_MAIN\_M (differential main handset input)
- MIC\_SUB\_P, MIC\_SUB\_M (differential sub handset input)
- HSMICP, HSMICM (differential headset input)
- AUXL (common terminal: single-ended auxiliary/FM radio left channel input)
- AUXR (common terminal: single-ended auxiliary/FM radio right channel input)
- CEA carkit and MCPC transmit audio (TXAF) microphone through DINP/DINM pins

For all cases, only two analog input amplifiers can be used, because two ADCs are available.

The voice uplink path also includes two pulse density modulated (PDM) interfaces for digital microphones. Two stereo digital microphone interfaces are available.

The left and right FM channels can be connected to any audio output stage (for example, earpiece, headset speakers, etc.) through a connection matrix.

#### 5.3.2.1 Microphone Bias Module

Three bias generators provide an external voltage of 2.2 V to bias the analog microphones (MICBIAS1, MICBIAS2, and HSMICBIAS terminals). The typical output current is 1 mA for each analog bias microphone.

Two bias generators can provide an external voltage of 1.8 V to bias digital microphones (DIGMIC\_0 and DIGMIC\_1). The typical output current is 5 mA for each digital bias microphone.

---

#### NOTE

One bias generator can bias two digital microphones at the same time; in this case, the typical output current is 10 mA.

---

[Figure 5-31](#) shows the multiplexing for the analog and digital microphones.




Figure 5-31. Analog and Digital Microphone Multiplexing

5.3.2.1.1 Analog Microphone Bias Module Characteristics

Table 5-43 lists the characteristics of the analog microphone bias module.

**Table 5-43. Analog Microphone Bias Module Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
Bias voltage		2.15	2.2	2.25	V
Load current				1	mA
Output noise	P-weighted 20 Hz to 6.6 kHz			1.8	$\mu\text{V}_{\text{RMS}}$
External capacitor		0		200	pF
Internal resistance		50	60	70	k $\Omega$

**NOTE**

If the value of the external capacitor is greater than 200 pF, the analog microphone bias becomes unstable. To stabilize it, a serial resistor must be added.


Table 5-44 lists the characteristics of the analog microphone bias module with a bias resistor.

**Table 5-44. Characteristics of Analog Microphone Bias Module With a Bias Resistor**

Parameter	Test Conditions	Min	Typ	Max	Unit
$R_{\text{SB}}$	$C_{\text{B}} < 200 \text{ pF}$	0			$\Omega$
	$C_{\text{B}} = 100 \text{ pF}$	300			
	$C_{\text{B}} = 1 \text{ }\mu\text{F}$	500			
$R_{\text{B}} + R_{\text{SB}}$			2.2 to 2.7		k $\Omega$

**5.3.2.1.2 External Components and Application Schematic**

Figure 5-32 and Figure 5-33 show the external components and application schematics for the analog microphone.




032-033

**Figure 5-32. Analog Microphone Pseudodifferential**

**NOTE**

For other component values, see [Table 5-92](#).



032-034

**Figure 5-33. Analog Microphone Differential**

**NOTE**

For other component values, see [Table 5-92](#).

**NOTE**

To improve the rejection, it is highly recommended to ensure that MICBIAS\_GND is as clean as possible. This ground must be shared with AGND of TPS65950 and must not share with AVSS4, which is the ground used by RX class-AB output stages.

In differential mode, adding a low-pass filter (made by  $R_{SB}$  and  $C_B$ ) is highly recommended if coupling between RX output stages and the microphone is too high (and there is not enough attenuation by the echo cancellation algorithm). The coupling can come from:

- The internal TPS65950 coupling between MICBIAS.OUT voltage and RX output stages
- Coupling noise between MICBIAS.GND and AVSS4

In pseudodifferential mode, the dynamic resistance of the microphone improves the rejection versus MICBIAS.OUT:

$$PSRR = 20 \cdot \log((R_B + R_{Dyn\_mic})/R_B)$$



5.3.2.1.3 Digital Microphone Bias Module Characteristics

Figure 5-34 is a block diagram of the digital microphone bias module.




Figure 5-34. Digital Microphone Bias Module Block Diagram

Table 5-45 and Table 5-46 list the characteristics of the digital microphone bias module.


Table 5-45. Digital Microphone Bias Module Characteristics

Parameter	Test Conditions	Min	Typ	Max	Unit
Bias voltage			1.8		V
Load current				10	mA
PSRR (from VBAT)	20 Hz to 6.6 kHz	60			dB
External capacitor		0.3	1	3.3	μF
ESR for capacitor	At 100 kHz	0.02		0.6	Ω

Table 5-46. Digital Microphone Bias Module Characteristics (2)

Parameter	Test Conditions	Min	Typ	Max	Unit
Comparator high threshold			0.5*VDD_IO	0.7*VDD_IO	
Comparator low threshold		0.3*VDD_IO	0.5*VDD_IO		
Startup time				2	μs
DIG.MIC.0 (t <sub>HOLD</sub> ) from DIG.MIC.CLK0 edge		4			ns
DIG.MIC.1 (t <sub>HOLD</sub> ) from DIG.MIC.CLK1 edge		4			ns

Figure 5-35 is a timing diagram of the digital microphone bias module.



032-036

**Figure 5-35. Digital Microphone Bias Module Timing Diagram**


#### 5.3.2.1.4 Silicon Microphone Characteristics

Based on silicon micro-electrical-mechanical system (MEMS) technology, the new microphone achieves the same acoustic and electrical properties as conventional microphones, but is more rugged and exhibits higher heat resistance. These properties offer designers greater flexibility and new opportunities to integrate microphones.

The silicon microphone is the integration of mechanical elements and electronics on a common silicon substrate through microfabrication technology.

The complementary metal oxide semiconductor (CMOS) MEMS microphone is more like an analog IC than a classic electric condenser microphone (ECM). It is powered as an IC with a direct connection to the power supply. The on-chip isolation between the power input and the rest of the system adds power supply rejection (PSR) to the component, making the CMOS MEMS microphone inherently more immune to power supply noise than an ECM and eliminating the need for additional filtering circuitry to keep the power supply line clean.

Figure 5-36 is a schematic of the silicon microphone module.



032-037

Figure 5-36. Silicon Microphone Module

Table 5-47 lists the characteristics of the silicon microphone module.

Table 5-47. Silicon Microphone Module Characteristics

Parameter	Test Conditions	Min	Typ	Max	Unit
Bias voltage			2.2		V
Load current				1	mA
Output noise	P-weighted 20 Hz to 6.6 kHz			1.8	$\mu\text{V}_{\text{RMS}}$

**NOTE**

For other component values, see Table 5-92.

**5.3.2.2 Stereo Differential Input**

The stereo differential inputs (the MIC\_MAIN\_P and MIC\_MAIN\_M, and the MIC\_SUB\_P and MIC\_SUB\_M terminals) can be amplified by the microphone amplification stages. The amplification stage outputs are connected to the two ADC inputs.

**5.3.2.3 Headset Differential Input**


The headset differential inputs (the HSMICP and HSMICM terminals) can be amplified by the microphone amplification stage. The amplification stage outputs are connected to the ADC input.

### 5.3.2.4 FM Radio/Auxiliary Stereo Input

The auxiliary inputs AUXL/FML and AUXR/FMR can be used as the left and right stereo inputs, respectively, of the FM radio. In that case (because both input amplifiers are busy), the other input terminals are discarded and set to a high-impedance state. Both microphone amplification stages amplify the FM radio stereo signal. Both amplification stage outputs are connected to the ADC input. The left and right channel inputs of the FM radio can also be output through an audio output stage (mono output stage in case of mono input FM radio, stereo output stage in case of stereo input FM radio).

#### 5.3.2.4.1 External Components

Figure 5-37 shows the external components of the auxiliary stereo input.



**Figure 5-37. Audio Auxiliary Input**

#### NOTE

For other component values, see [Table 5-92](#).

### 5.3.2.5 PDM Interface for Digital Microphones

The PDM interface is used as digital microphone inputs; each microphone is directly connected to the TX filter decimator to extract the audio samples at the desired accuracy and sample rate. Each digital microphone is stereo (two paths). The digital microphone interface is DIG.MIC.CLK (clock input to the microphone) and DIG.MIC (PDM data output from the microphone). The appropriate frequency of DIG.MIC.CLK is generated by the audio PLL, and the ratio between DIG.MIC.CLK and the sample rate is 50 (see [Figure 5-38](#)). The PDM interface is available only when  $F_S = 48$  kHz.

The data signal output is a 3-state output from the microphone. When a falling-edge DIG.MIC.CLK is detected, DIG.MIC is actively driven. When a rising DIG.MIC.CLK is detected, DIG.MIC is high impedance. The latter DIG.MIC.CLK half-cycle is reserved for stereo operation (the second microphone receives DIG.MIC.CLK inverted).

The  $\Sigma$ - $\Delta$  converter in the digital microphones produces PDM.

Digital microphone characteristics:

- PDM clock rate 2.4 MHz
- Fourth-order  $\Sigma$ - $\Delta$  converter in the microphone component

[Figure 5-38](#) is an example of PDM interface circuitry.




Figure 5-38. Example of PDM Interface Circuitry

### 5.3.2.6 Uplink Characteristics

Figure 5-39 shows the uplink amplifier. Table 5-48 lists the characteristics of the uplink amplifier.




Figure 5-39. Uplink Amplifier

**Table 5-48. Uplink Amplifier Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
Speech delay	Voice path		0.5		ms
Gain range <sup>(1)</sup>		0		61	dB
Absolute gain	0 dBFs at 1.02 kHz	-1		1	dB
Peak-to-peak differential input voltage (0 dBFs)	For differential input 0 dB gain setting			1.5	V <sub>PP</sub>
Peak-to-peak single-ended input voltage (0 dBFs)	For single-ended input 0 dB gain setting			1.5	V <sub>PP</sub>
Input impedance <sup>(2)</sup>		40k		70k	Ω
Total harmonic distortion (sine wave at 1.02 kHz)	At -1 dBFs		-80	-75	dB
	At -6 dBFs		-74	-69	
	At -10 dBFs		-70	-65	
	At -20 dBFs		-60	-55	
	At -60 dBFs		-20	-15	
Idle channel noise	20 Hz to 20 kHz, A-weighted, gain = 0 dB		-85	-78	dBFs
	16 kHz: < 20 Hz to 7 kHz, gain = 0 dB		-90		
	8 kHz: P-weighted voice, gain = 18 dB		-87		
	16 kHz: < 20 Hz to 7 kHz, gain = 18 dB		-82		
Crosstalk A/D to D/A	Gain = 0 dB		-80		dB
Crosstalk path between two microphones		-70			dB
Intermodulation distortion	Two-tone method			-60	dB

(1) Gain range is defined by: Preamplifier = 0 to 30 dB; Filter = 0 to 31 dB (1-dB steps)

(2) Impedance varies in the specified range with gain selection.

**5.3.2.7 Microphone Amplification Stage**

Microphone amplification stages perform single-to-differential conversion for single-ended inputs. Two programmable gains from 0 to 30 dB can be set:

- Automatic level control for main microphone or submicrophone input. The gain step is 1 dB.
- Level control by register for line-in or carkit input, or headset microphone. The gain step is 6 dB.


The amplification stage outputs are connected to the ADC input (ADC left and right).

**5.3.2.8 Carkit Input**

The USB-CEA carkit uses the DP pad to input the audio signal.

The MCPC carkit uses the TXAF analog pad to input the audio signal.

Figure 5-40 shows the uplink carkit full path uplink characteristics for audio and USB.



032-041

**Figure 5-40. Carkit Input Uplink Path Characteristics**

Table 5-49 lists the electrical characteristics of the MCPC and USB-CEA carkit audio.


**Table 5-49. MCPC and USB-CEA Carkit Audio Uplink Electrical Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
Gain range <sup>(1)</sup>		-1		60	dB
Absolute gain, 0 dBFs at 1.02 kHz <sup>(1) (2) (3)</sup>	USB-CEA default gain setting	-1.5		1.5	dB
	MCPC default gain setting	-1.5		1.5	
Speech delay	Voice path		0.5		ms
Input common mode voltage <sup>(4)</sup>	USB-CEA	1.3		1.9	V
Phone microphone amplifier input impedance at 1 kHz	USB-CEA	8	120		kΩ
	MCPC	5	100		
Peak-to-peak single-ended input voltage (0 dBFs)	Default setting			1.414	V <sub>PP</sub>
Total harmonic distortion (sine wave at 1 kHz), default gain setting	At -1 dBFs		-74	-60	dB
	At -6 dBFs				
	At -10 dBFs				
	At -20 dBFs				
	At -60 dBFs				
THD + N (20 Hz to 20 kHz, A-weighted)	At 0 dBFs		60		dB
Signal noise ratio (20 Hz to 20 kHz, A-weighted)	At 0 dBFs		60		dB
Idle channel noise (20 Hz to 20 kHz, A-weighted), default gain setting	USB-CEA		-77		dBFs
	MCPC		-80	-77	
Output PSRR (20 Hz to 20 kHz, A-weighted)	USB-CEA		50		dB
	MCPC		35		

- (1) Gain range is defined by: MCPC/CEA amplifier = 0.56 dB/-1.02 dB; Preamplifier = 0 to 30 dB; Filter = 0 to 31 dB (1-dB steps).
- (2) The CEA default gain setting assumes 0 dB on the preamplifier, 1 dB on the digital filter, and the MCPC/CEA amplifier at -1.02 dB.
- (3) The MCPC default gain setting assumes 0 dB on the preamplifier, 0 dB on the digital filter, and the MCPC/CEA amplifier at 0.56 dB.
- (4) Full-scale input voltage is 1 V minimum.

**5.3.2.9 Digital Audio Filter Module**

Figure 5-41 shows the digital audio filter uplink full path characteristics for the audio interface.



**Figure 5-41. Digital Audio Filter Uplink Path Characteristics**

The HPF can be bypassed. It is controlled by the MISC\_SET\_2 ATX\_HPFBYP bit, address 0x49.

Table 5-50 lists the audio filter frequency responses relative to reference gain at 1 kHz.


**Table 5-50. Digital Audio Filter TX Electrical Characteristics**

Parameter	Test Conditions	Min	Typ	Max	Unit
Passband		0.0005		0.42	F <sub>S</sub>
Passband gain	In region 0.0005*F <sub>S</sub> to 0.42*F <sub>S</sub> <sup>(1)</sup>	-0.25		0.25	dB
Stopband			0.6		F <sub>S</sub>
Stopband attenuation	In region 0.6*F <sub>S</sub> to 1*F <sub>S</sub> <sup>(1)</sup>		60		dB
Group delay			15.8/F <sub>S</sub>		μs

- (1) F<sub>S</sub> is the sampling frequency (8, 11.025, 12, 16, 22.05, 24, 32, 44.1, or 48 kHz).

**5.3.2.10 Digital Voice Filter Module**

Figure 5-42 shows the digital voice filter uplink full path characteristics of the voice interface.




032-043

**Figure 5-42. Digital Audio Filter Uplink Path Characteristics**

The global HPF or only the third-order HPF can be bypassed (when the third-order HPF is skipped, the first-order HPF remains active). It is controlled by the MISC\_SET\_2 VTX\_3RD\_HPF\_BYP bit, address 0x49, the for the third-order HPF, and by the VTX\_HPF\_BYP bit for the global HPF.

**5.3.2.10.1 Voice Uplink Filter (Sampling Frequency at 8 kHz)**


Figure 5-43 and Figure 5-44 show the voice uplink frequency response with a sampling frequency of 8 kHz.



032-044

**Figure 5-43. Voice Uplink Frequency Response With  $F_s = 8$  kHz (Frequency Range 0 to 600 Hz)**





032-045

**Figure 5-44. Voice Uplink Frequency Response With  $F_S = 8$  kHz (Frequency Range 3000 to 3600 Hz)**


Table 5-51 lists the voice filter frequency responses relative to reference gain at 1 kHz with  $F_S = 8$  kHz.

**Table 5-51. Digital Voice Filter TX Electrical Characteristics With  $F_S = 8$  kHz**

Parameter	Test Conditions	Min	Typ	Max	Unit
Frequency response relative to reference gain at 1 kHz	100 Hz			-20	dB
	200 Hz	-8		-0.5	
	300 to 3300 Hz	-0.5	0	0.5	
	3400 Hz	-1.5	0	0.1	
	4000 Hz			-17	
	4600 Hz			-40	
	>6000 Hz			-45	
Pole when HPF is disabled (first-order HPF)			24		Hz
Group delay			0.5		ms


5.3.2.10.2 Voice Uplink Filter (Sampling Frequency at 16 kHz)

Figure 5-45 and Figure 5-46 show the voice uplink frequency response with a sampling frequency of 16 kHz.



032-046

Figure 5-45. Voice Uplink Frequency Response With  $F_S = 16$  kHz (Frequency Range 0 to 600 Hz)



032-047

Figure 5-46. Voice Uplink Frequency Response With  $F_S = 16$  kHz (Frequency Range 6200 to 7000 Hz)

Table 5-52 lists the voice filter frequency responses relative to reference gain at 1 kHz with  $F_S = 16$  kHz.

Table 5-52. Digital Voice Filter TX Electrical Characteristics With  $F_S = 16$  kHz


Parameter	Test Conditions	Min	Typ	Max	Unit
Frequency response relative to reference gain at 1 kHz (first-order HPF)	300 to 6600 Hz	-0.5		0.5	dB
	6800 Hz	-1.5		0.1	
	8000 Hz	-0.5	0	-17	
	9200 Hz	-1.5	0	-40	
	12000 Hz			-45	
Pole when third-order HPF is disabled (first-order HPF)			47		Hz

## 5.4 USB HS 2.0 OTG Transceiver

The TPS65950 includes a USB OTG transceiver with CEA and MCPC carkit interfaces that support USB 480 Mbps HS, 12 Mbps full-speed (FS), and USB 1.5 Mbps low-speed (LS) through a 4-pin ULPI.

The carkit block ensures the interface between the phone and a carkit device. The TPS65950 USB supports CEA and MCPC carkit standards.

Figure 5-47 is a block diagram of the USB 2.0 physical layer (PHY).



032-048

Figure 5-47. USB 2.0 PHY Overview

### 5.4.1 USB Features

The device has a USB OTG carkit transceiver that allows system implementation that complies with the following specifications:

- *Universal Serial Bus 2.0 Specification*
- *On-The-Go Supplement to the USB 2.0 Specification*
- *CEA-2011: OTG Transceiver Interface Specification*
- *CEA-936A: Mini-USB Analog Carkit Interface Specification*
- *MCPC ME-UART GL-006 Specification*
- *UTMI+ Low Pin Interface Specification*


The features of the individual specifications are:

- *Universal Serial Bus 2.0 Specification* (hereafter referred to as the USB 2.0 specification):
  - 5-V-tolerant data line at HS/FS, FS-only, and LS-only transmission rates
  - 7-V-tolerant video bus (VBUS) line
  - Integrated data line serial termination resistors (factory-trimmed)
  - Integrated data line pullup and pulldown resistors
  - On-chip 480-MHz PLL from the internal system clock (19.2, 26, and 38.4 MHz)
  - Synchronization (SYNC)/end-of-period (EOP) generation and checking
  - Data and clock recovery from the USB stream
  - Bit-stuffing/unstuffing and error detection
  - Resume signaling, wakeup, and suspend detection
  - USB 2.0 test modes
- *On-The-Go Supplement to the USB 2.0 Specification* (hereafter referred to as the OTG supplement to the USB 2.0 specification):
  - 3-pin LS/FS serial mode (DAT\_SE0)
  - 4-pin LS/FS serial mode (VP\_VM)

- *CEA-2011: OTG Transceiver Interface Specification:*
  - 3-pin LS/FS serial mode (DAT\_SE0)
  - 4-pin LS/FS serial mode (VP\_VM)
- *CEA-936A: Mini-USB Analog CarKit Interface Specification* (hereafter referred to as the CEA-936A specification):
  - 5-pin CEA mini-USB analog carkit interface
  - UART signaling
  - Audio (mono/stereo) signaling
  - UART transactions during audio signaling
  - Basic and smart 4-wire/5-wire carkit, chargers, and accessories
  - ID CEA resistor comparators
- *MCPC ME-UART GL-006 Specification* (hereafter referred to as the MCPC ME-UART specification):
  - 11-pin MCPC Association of Radio Industries and Businesses (ARIB)-USBi (USB interface standard) analog carkit interface
  - UART signaling
- *UTMI+ Low Pin Interface Specification* (hereafter referred to as the ULPI specification):
  - 12-pin ULPI with 8-pin parallel data for USB signaling and register access
  - 60-MHz clock generation
  - Register mapping

### 5.4.2 USB Transceiver

Figure 5-48 is an application schematic of the USB system.



032-049

**Figure 5-48. USB System Application Schematic**

**NOTE**

For the component values, see [Table 5-92](#).

### 5.4.2.1 MCPC CarKit Port Timing

MCPC UART specification:

- 11-pin MCPC ARIB-USB1 analog carkit interface
- Integrated 50 RRTSO resistor
- UART signaling (from 600 bps to 460.8 kbps)
- Audio (mono/stereo) signaling: In this mode, the ULPI data bus is redefined as a 4-pin UART interface, which exchanges data through a direct access to the FS/LS analog transmitter and receiver.

The UART data are sent and received on the USB D+/D– pads, and the handshake signals are sent and received on the RTSO/CTSI pads.

Figure 5-49 shows the MCPC UART and handshake mode data flow.




Figure 5-49. MCPC UART and Handshake Mode Data Flow

Table 5-53 lists the McPC UART and handshake mode timings.

Table 5-53. MCPC UART and Handshake Mode Timings

Notation	Parameter		Min	Max	Unit
CK5	$t_{d(UART\_TXH-DM)}$	Delay time, UART_TX rising edge to DM transition	10	37	ns
CK6	$t_{d(UART\_TXL-DM)}$	Delay time, UART_TX falling edge to DM transition	2.5	13	ns
CK7	$t_{d(DPH-UART\_RX)}$	Delay time, DP rising edge to UART_RX transition	17	40	ns
CK8	$t_{d(DPL-UART\_RX)}$	Delay time, DP falling edge to UART_RX transition	26	50	ns
CK9	$t_{d(UART\_CTSH-RTSO)}$	Delay time, UART_CTS rising edge to RTSO transition	1	18	ns
CK10	$t_{d(UART\_CTSL-RTSO)}$	Delay time, UART_CTS falling edge to RTSO transition	1	18	ns
CK11	$t_{d(CTSIH-UART\_RTS)}$	Delay time, CTSI rising edge to UART_RTS transition	3	16	ns
CK12	$t_{d(CTSIL-UART\_RTS)}$	Delay time, CTSI falling edge to UART_RTS transition	3	16	ns

Figure 5-50 shows the MCPC UART and handshake mode timings.




Figure 5-50. MCPC UART and Handshake Mode Timings

### 5.4.2.2 USB-CEA CarKit Port Timing

CEA carkit mode lets the link communicate through the USB PHY to a remote carkit in CEA audio + data during audio (DDA) mode as defined in the CEA-936A specification. In this mode, the ULPI data bus is redefined as a 2-pin UART interface, which exchanges data through a direct access to the FS/LS analog transmitter and receiver.

UART data are sent and received on the USB D+/D- pads. D+/D- are also used in this mode to carry audio I/O signals.

Table 5-54 assumes testing over the recommended operating conditions (see the CEA-936A specification).


Table 5-54. USB-CEA CarKit Interface Timing Parameters

Parameter		Min	Max	Unit
t <sub>PH_DP_CON</sub>	Phone D+ connect time	100		ms
t <sub>CR_DP_CON</sub>	CarKit D+ connect time	150	300	ms
t <sub>PH_DM_CON</sub>	Phone D- connect time		10	ms
t <sub>PH_CMD_DLY</sub>	Phone command delay	2		ms
t <sub>PH_MONO_ACK</sub>	Phone mono acknowledge		10	ms
t <sub>PH_DISC_DET</sub>	Phone D+ disconnect time	150		ms
t <sub>CR_DISC_DET</sub>	CarKit D- disconnect detect	50	150	ms
t <sub>PH_AUD_BIAS</sub>	Phone audio bias	1		ms
t <sub>CR_AUD_DET</sub>	CarKit audio detect	400	800	µs
t <sub>CR_UART_DET</sub>	CarKit UART detect (DDA enabled)	700	1200	ns
t <sub>PH_STLO_DET</sub>	Phone stereo D+ low detect	30	100	ms
t <sub>PH_PLS_POS</sub>	Phone D- interrupt pulse width	200	600	ns
t <sub>CR_PLS_NEG</sub>	CarKit D+ interrupt pulse width	200	600	ns
t <sub>DAT_AUD_POL</sub>	DDA polarity	20	60	ms
t <sub>ACC_COL_DET</sub>	Accessory identification (ID) collision detect	2	3	ms

**Table 5-54. USB-CEA Carkit Interface Timing Parameters (continued)**

Parameter		Min	Max	Unit
$t_{ACC\_INT\_PW}$	Accessory ID interrupt pulse width	200	400	$\mu$ s
$t_{ACC\_INT\_WAIT}$	Accessory ID interrupt wait time	10	15	ms
$t_{ACC\_CMD\_WAIT}$	Accessory ID command wait time	0		ms
$t_{PH\_INT\_PW}$	Phone ID interrupt pulse width	4	8	ms
$t_{PH\_INT\_WAIT}$	Phone ID interrupt wait time	4	8	ms
$t_{PH\_CMD\_WAIT}$	Phone ID command wait time	0		ms
$t_{PH\_UART\_RPT}$	Phone command repeat time	50		ms
$t_{CR\_UART\_RSP}$	Carkit UART response		30	ms
$t_{CR\_INT\_RPT}$	Carkit interrupt repeat time	50		ms
$f_{UART\_DFLT}$	Default UART signaling rate (typical rate)		9600	bps

Figure 5-51 shows the USB-CEA carkit UART data flow.




**Figure 5-51. USB-CEA Carkit UART Data Flow**

Table 5-55 lists the USB-CEA carkit UART timing parameters.

**Table 5-55. USB-CEA Carkit UART Timing Parameters**

Notation	Parameter		Min	Max	Unit	
CK1	$t_{d(UART\_TXH-DM)}$	Delay time, UART_TX rising edge to DM transition	4.0	11	ns	
CK2	$t_{d(UART\_TXL-DM)}$	Delay time, UART_TX falling edge to DM transition	4.0	11	ns	
CK3	$t_{d(DPH-UART\_RX)}$	Delay time, DP rising edge to UART_RX transition	At 38.4 MHz	205	234	ns
			At 19.2 MHz	310	364	
CK4	$t_{d(DPL-UART\_RX)}$	Delay time, DP falling edge to UART_RX transition	At 38.4 MHz	205	234	ns
			At 19.2 MHz	310	364	

Figure 5-52 shows the USB-CEA carkit UART timings.



**Figure 5-52. USB-CEA Carkit UART Timing Parameters**



### 5.4.2.3 HS USB Port Timing

The ULPI interface supports an 8-bit data bus and the internal clock mode. The 4-bit data bus and the external clock mode are not supported.

The HS functional mode supports an operating rate of 480 Mbps.

Table 5-56 and Table 5-57 assume testing over the recommended operating conditions (see Figure 5-53).




Figure 5-53. HS USB Interface—Transmit and Receive Modes (ULPI 8-Bit)

**NOTE**

ULPI data [7:0] lines are set to 1 after USB PHY power up, and before the clock signal is stable.

The input timing requirements are given by considering a rising or falling time of 1 ns.

Table 5-56. HS USB Interface Timing Requirement Parameters

Notation	Parameter		Min	Max	Unit
HSU4	$t_{s(STPV-CLKH)}$	Setup time, STP valid before UCLK rising edge	6		ns
HSU5	$t_{h(CLKH-STPIV)}$	Hold time, STP valid after UCLK rising edge	0		ns
HSU6	$t_{s(DATAV-CLKH)}$	Setup time, DATA[0:7] valid before UCLK rising edge	6		ns
HSU7	$t_{h(CLKH-DATIV)}$	Hold time, DATA[0:7] valid after UCLK rising edge	0		ns

Table 5-57. HS USB Interface Switching Requirement Parameters<sup>(1)</sup>

Notation	Parameter			Min	Typ	Max	Unit
HSU0	$f_p(CLK)$	UCLK clock frequency	Steady state	58.42	60	61.67	MHz
HSU1	$t_w(CLK)$	UCLK duty cycle	Steady state	48.3%	50%	51.7%	
HSU2	$t_d(CLKH-DIR)$	Delay time, UCLK rising edge to DIR transition	Steady state	0		9	ns
	$t_d(CLKH-NXTV)$	Delay time, UCLK rising edge to NXT transition	Steady state	0		9	ns
HSU3	$t_d(CLKH-DATIV)$	Delay time, UCLK rising edge to DATA[0:7] transition	Steady state	0		9	ns

(1) The capacitive load for output data and control load is 10 pF (rising and falling time is 2 ns). The capacitive load for the CLK port is 6 pF (rising and falling time is 1 ns). The HS USB interface has only one state: steady state.

#### 5.4.2.4 PHY Electrical Characteristics

The PHY is the physical signaling layer of the USB 2.0. It contains the drivers and receivers required for physical data and protocol signaling on the DP and DM lines.

The PHY interfaces to the USB controller through UTMI.

There are two main classes of transmitters and receivers in the PHY:

- FS and LS transceivers. These are the legacy USB1.x transceivers.
- HS transceivers

To bias the transistors and run the logic, the PHY also contains reference generation circuitry which consists of:

- A digital phase-locked loop (DPLL) that does a frequency multiplication to achieve the 480-MHz low-jitter lock necessary for USB, and the clock required for the switched capacitor resistance block
- A switched capacitor resistance block that replicates an external resistor on chip

Built-in pullup and pulldown resistors are used as part of the protocol signaling.

The PHY also contains circuitry that protects it from an accidental 5-V short on the DP and DM lines and from 8-kV IEC ESD strikes.

##### 5.4.2.4.1 5-V Tolerance

When the voltage on DP or DM exceeds 3.6 V, a stress condition is detected. In this case, the current is drawn from the DP/DM line, to prevent damage caused by the stress voltage. In this condition, the VRUSB\_3V supply can be charged as high as 3.6 V. [Table 5-58](#) lists the tolerances.

**Table 5-58. 5V-Tolerant Electrical Summary**

Parameter		Comments	Min	Typ	Max	Unit
Continuous short-circuit stress	DCSTRESS	50% TX/50% RX/50% LS/50% FS/VBUS = 5.25 V	24			h
Worst case overshoot and undershoot stress	ACSTRESS	$t_{HI} = 60 \text{ ns}/t_{LO} = 100 \text{ ns}/t_R = t_F = 4 \text{ ns}/$ $V_{HI} = 4.6 \text{ V}/V_{LO} = -1.0 \text{ V}/R_{SRC} = 39\Omega/$ 50% TX/50% RX/VBUS = 5.25 V	24			h
Internal DP/DM stress voltage	VDX_STRESS	Force 5.25 V VBUS/DP/DM			4.3	V
V3P1 stress voltage	V3P1_STRESS	Force 5.25 V VBUS/DP/DM/ID			3.6	V
DP/DM input stress current	IDX_STRESS	Force 5.25 V VBUS/DP/DM	30			mA
ID input stress current	IID_STRESS	Force 5.25 V VBUS/DP/DM/ID			25	$\mu\text{A}$

#### 5.4.2.4.2 LS/FS Single-Ended Receivers

In addition to the differential receiver, there is a single-ended receiver (SE–, SE+) for each of the two data lines D+/. The main purpose of the single-ended receivers is to qualify the D+ and D– signals in the FS/LS modes of operation. [Table 5-59](#) lists the parameters of the LS/FS single-ended receivers.

**Table 5-59. LS/FS Single-Ended Receivers**

Parameter	Comments	Min	Typ	Max	Unit	
<b>USB Single-Ended Receivers</b>						
Skew between VP and VM	SKWVP_VM	Driver outputs unloaded	–2	0	2	ns
Single-ended hysteresis	V <sub>SE_HYS</sub>		0			mV
High (driven)	V <sub>IH</sub>		2			V
Low	V <sub>IL</sub>			0.8		V
Switching threshold	V <sub>TH</sub>		0.8		2	V
<b>UART Receiver CEA</b>						
	VIH_SER	DP_PULLDOWN asserted	2			V
Serial interface input low	VIL_SER	DP_PULLDOWN asserted			0.8	V
Switching threshold	V <sub>TH</sub>		0.8		2	V
<b>UART Receiver MCPC From DP.RXD</b>						
MCPC DP pullup	RMCPDP	Internal pullup	4.7k		10k	Ω
Open-drain input high level	Z <sub>IH</sub>	Internal MCPC DP pullup asserted		Open		Ω
Open-drain input low level	Z <sub>IL</sub>	External open-drain NMOS impedance to ground. With internal MCPC DP pullup asserted.			100	Ω
Output high level	V <sub>OH</sub> (*)	At DATA1 pin	VIO – 0.45			V
Output low level	V <sub>OL</sub>	At DATA1 pin			0.45	V

#### 5.4.2.4.3 LS/FS Differential Receiver

A differential input receiver (RX) retrieves the LS/FS differential data signaling. The differential voltage on the line is converted to digital data by a differential comparator on DP/DM. This data is then sent to a clock and data recovery circuit that recovers the clock from the data. In an additional serial mode, the differential data is directly output on the RXRCV pin. [Table 5-60](#) lists the parameters of the LS/FS differential receiver.

**Table 5-60. LS/FS Differential Receiver**

Parameter	Comments	Min	Typ	Max	Unit	
Skew between VP/VM	SKWVP_VM	Driver outputs unloaded	–16	0	16	ns
Receiver power-up time	TPWR_UP_RCV		0	100	200	μs
Differential common mode range	V <sub>CM</sub>		0.8		2.5	V
Differential input sensitivity	V <sub>DI</sub>		0.2			V

#### 5.4.2.4.4 LS/FS Differential Transmitter

The USB transceiver (TX) uses a differential output driver to drive the USB data signal D+/- onto the USB cable. The driver outputs support 3-state operation to achieve bidirectional half-duplex transactions. Table 5-61 lists the parameters of the LS/FS differential transmitter.

**Table 5-61. LS/FS Differential Transmitter**

Parameter		Comments	Min	Typ	Max	Unit
B-device (dual-role) unconfigured average current	IB_OTG_UNCFG	0 V = VBUS = 5.25 V, $t_{AVG} = 1$ ms			150	$\mu$ A
B-device (secure remote password [SRP] capable, peripheral only) unconfigured average current	IB_PO_UNCFG				8	mA
FS fall time/rise time	$t_{Ff}$ , $t_{Fr}$	10%–90% $C_L = 50$ pF on DP and DM	4		20	ns
FS rise and fall time matching	TFRFM	10%–90% $C_L = 50$ pF on DP and DM	90%		110%	
FS width of SE0 interval during differential transition	$t_{Fst}$	Pulldowns R = 15 k $\Omega$ on DP and DM Pullup R = 1.5 k $\Omega$ at 3.6 V on DP only			14	ns
LS fall time/rise time	$t_{Lf}$ , $t_{Lr}$	10%–90% $C_L = [200\text{--}600]$ pF on DP and DM Pullup R = 1.5 k $\Omega$ at 3.6 V for DM only	75		300	ns
LS rise and fall time matching	TLRFM	10%–90% $C_L = [200\text{--}600]$ pF on DP and DM Pullup R = 1.5 k $\Omega$ at 3.6 V for DM only	80%		120%	
LS width of SE0 interval during differential transition	$t_{Lst}$	Pulldowns R = 15 k $\Omega$ on DP and DM Pullup R = 1.5 k $\Omega$ at 3.6 V on DM only			210	ns
Driver power-up time	TPWR_UP_TXD	Pulldowns R = 15 k $\Omega$ on DP and DM Pullup R = 1.5 k $\Omega$ at 3.6 V on DM only	0	100	200	$\mu$ s
FS source driver jitter to next transition	$t_{SDJ1}$	$C_L = 50$ pF on DP and DM	–2		2	ns
FS source driver jitter for paired transitions	$t_{SDJ2}$	$C_L = 50$ pF on DP and DM	–1		1	ns
LS upstream facing port source driver jitter (next transition)	$t_{USDJ1}$	$C_L = [200\text{--}600]$ pF on DP and DM Pullup R = 1.5 k $\Omega$ at 3.6 V for DM only	–25		25	ns
LS upstream facing port source driver jitter (next transition)	$t_{USDJ2}$	$C_L = [200\text{--}600]$ pF on DP and DM Pullup R = 1.5 k $\Omega$ at 3.6 V for DM only	–10		10	ns
Output signal cross-over voltage	Vcrs	Pulldowns R = 15 k $\Omega$ on DP and DM Pullup R = 1.5 k $\Omega$ at 3.6 V on DM only	1.3		2	V
High (driven)	V <sub>OH</sub>	Pulldowns R = 15 k $\Omega$ on DP and DM	2.8	3.3	3.6	V
Low	V <sub>OL</sub>	Pullups R = 1.5 k $\Omega$ at 3.6 V on DP and DM	0	0.1	0.3	V
Driver output resistance	Z <sub>DRV</sub> /R <sub>S</sub>		28	36	44	$\Omega$

#### 5.4.2.4.5 HS Differential Receiver

The HS receiver consists of the following blocks:

- A differential input comparator to receive the serial data
- A squelch detector to qualify the received data
- An oversampler-based clock data recovery scheme followed by a nonreturn to zero inverted (NRZI) decoder, bit unstuffing, and a serial-to-parallel converter to generate the UTMI DATAOUT

Table 5-62 lists the parameters of the HS differential receiver.

**Table 5-62. HS Differential Receiver**

Parameter		Comments	Min	Typ	Max	Unit
<b>Input Levels for HS</b>						
HS squelch detection threshold	$V_{HSSQ}$	(Differential signal amplitude)	100	125	150	mV
HS disconnect detection threshold	$V_{HSDSC}$	(Differential signal amplitude)	525	600	625	mV
HS data signaling common mode voltage range	$V_{HSCM}$		-50	200	500	mV
HS differential input sensitivity	$V_{DIHS}$	(Differential signal amplitude)	-100		100	mV
<b>Input Impedance for HS</b>						
Internal specification for input capacitance	$C_{HSLOAD}$			11		pF
Internal $C_{HSLOAD}$ DP/DM matching	$C_{HSLOADM}$			0.2		pF
<b>External Components With the Total Budget Combined (Without USB Cable Load)</b>						
External capacitance on DP or DM					2	pF
External series resistance on DP or DM					1	$\Omega$

#### 5.4.2.4.6 HS Differential Transmitter

The HS transmitter is always operated on the UTMI parallel interface. The parallel data on the interface is serialized, bit-stuffed, NRZI-encoded, and transmitted as a dc output current on DP or DM, depending on the data. Each line has an effective 22.5- $\Omega$  load to ground, which generates the voltage levels for signaling.

A disconnect detector is also part of the HS transmitter. A disconnect on the far end of the cable causes the impedance seen by the transmitter to double, thereby doubling the differential amplitude seen on the DP/DM lines.

Table 5-63 lists the parameters of the HS differential transmitter.

**Table 5-63. HS Differential Transmitter**

Parameter		Comments	Min	Typ	Max	Unit
<b>Output Levels for HS</b>						
HS TX idle level	$V_{HSOI}$	Absolute voltage DP/DM – Both internal/external 45 $\Omega$	-10	0	10	mV
HS TX data signaling high	$V_{HSOH}$	Absolute voltage DP/DM – Both internal/external 45 $\Omega$	360	400	440	mV
HS data signaling low	$V_{HSOL}$		-10	0	10	mV
Chirp J level	$V_{CHIRPJ}$	Differential voltage	700	800	1100	mV
Chirp K level	$V_{CHIRPK}$	Differential voltage	-900	-800	-500	mV
HS TX disconnect threshold	$V_{DISCOUT}$	Absolute voltage DP/DM—No external 45 $\Omega$	700			mV
<b>Driver Characteristics</b>						
Rise time	$t_{HSR}$	(10%–90%)	500			ps
Fall time	$t_{HSF}$	(10%–90%)	500			ps
Driver output resistance	$Z_{HSDRV}$	Also serves as HS termination	40.5	45	49.5	$\Omega$

#### 5.4.2.4.7 CEA/MCPC/UART Driver

Table 5-64 lists the parameters of the CEA/MCPC/UART driver.

**Table 5-64. CEA/MCPC/UART Driver**

Parameter		Comments	Min	Typ	Max	Unit
<b>UART Driver CEA</b>						
Phone UART edge rates	$t_{PH\_UART\_EDGE}$	DP_PULLDOWN asserted			1	$\mu$ s

**Table 5-64. CEA/MCPC/UART Driver (continued)**

Parameter	Comments	Min	Typ	Max	Unit	
Serial interface output high	V <sub>OH_SER</sub>	ISOURCE = 4 mA	2.4	3.3	3.6	V
Serial interface output low	V <sub>OL_SER</sub>	ISINK = -4 mA	0	0.1	0.4	V
<b>UART Driver MCPC to DM.TX.</b>						
Input high level	V <sub>IH</sub> (*)	At DATA0 pin	V <sub>IO</sub> - 0.45			V
Input low level	V <sub>IL</sub>	At DATA0 pin			0.45	V
MCPC DM external pullup	R <sub>MCPCDM</sub>	External pullup	4.7k		10k	Ω
MCPC DM pullup supply	MCPCVDDEXT	External pullup supply	1.8		3.3	V
Open-drain output high level	Z <sub>OH</sub>	External pullup asserted				
		HiZ means high impedance equivalent to open			HiZ	Ω
Open-drain output low level	V <sub>OL</sub>	With open-drain NMOS to ground is ON and external pullup is asserted.	0		0.6	V
<b>Carkit Pulse Driver</b>						
Pulse match tolerance	QPLS_MTCH	ZCR_SPKR_IN = 60 kΩ at f = 1 kHz			5%	
Phone D- interrupt pulse width	t <sub>PH_PLS_POS</sub>	ZCR_SPKR_IN = 60 kΩ at f = 1 kHz	200		600	ns
Phone positive pulse voltage	V <sub>PH_PLS_POS</sub>	ZCR_SPKR_IN = 60 kΩ at f = 1 kHz	2.8		3.6	V

**5.4.2.4.8 Pullup/Pulldown Resistors**

Table 5-65 lists the parameters of the pullup/pulldown resistors.

**Table 5-65. Pullup/Pulldown Resistors**

Parameter	Comments	Min	Typ	Max	Unit	
<b>Pullup Resistors</b>						
Bus pullup resistor on upstream port (idle bus)	R <sub>PUI</sub>	Bus idle	0.9	1.1	1.575	kΩ
Bus pullup resistor on upstream port (receiving)	R <sub>PUA</sub>	Bus driven/driver outputs unloaded	1.425	2.2	3.09	
High (floating)	V <sub>IHZ</sub>	Pullups/pulldowns on DP and DM lines	2.7		3.6	V
Phone D+ pullup voltage	V <sub>PH_DP_UP</sub>	Driver outputs unloaded	3	3.3	3.6	V
<b>Pulldown Resistors</b>						
Phone D+/- pulldown	R <sub>PH_DP_DWN</sub>	Driver outputs unloaded	14.25	18	24.8	kΩ
	R <sub>PH_DM_DWN</sub>					
High (floating)	V <sub>IHZ</sub>	Pullups/pulldowns on DP and DM lines	2.7		3.6	V
<b>D+/- Data Line</b>						
Upstream facing port	C <sub>INUB</sub>			22	75	pF
OTG device leakage	V <sub>OTG_DATA_LKG</sub>				0.342	V
Input impedance exclusive of pullup/pulldown <sup>(1)</sup>	Z <sub>INP</sub>	Driver outputs unloaded (waiver from usb.org standards committee)	80	120		kΩ

(1) Waiver received from usb.org standards committee on ZINP 300kmin specification

**5.4.2.4.9 PHY DPLL Electrical Characteristics**

USB DPLL supports input frequencies of 12, 13, 19.2, 24, and 26 MHz. The input frequency must be programmed through frequency select bits. USB DPLL provides a low jitter and gives eight equidistant phases of the 480-MHz clock for the USB receiver.

Table 5-66 lists the electrical characteristics of the PHY DPLL.

**Table 5-66. PHY DPLL Electrical Characteristics**

Parameter	Comments	Min	Typ	Max	Unit
Input clock			12		MHz
			13		
			19.2		
			24		
			26		
Digital supply	VINTDIG	1.35	1.5	1.65	V
Analog 1.5-V supply	VRUSB_1V5	1.35	1.5	1.65	V
Analog 1.8-V supply	VRUSB_1V8	1.62	1.8	1.98	V
Output frequency (eight phases)			480		MHz
RMS period jitter (output)				10	ps
Deterministic period jitter (output)				50	ps
RMS jitter per phase noise frequency band (input)	Frequency band: 1 to 10 Hz			310	ps
	Frequency band: 10 to 100 Hz			90	
	Frequency band: 100 to 1000 Hz			30	
	Frequency band: 1 to 10 kHz			10	
	Frequency band: 10 to 100 kHz			10	
	Frequency band: 0.1 to 0.5 MHz			290	
	Frequency band: 0.5 to 1 MHz			650	
Deterministic period jitter (input)				100	ps
Frequency error (input)				±150	ppm
Frequency error (output)				±500	ppm
Phase-to-phase variation				35	ps
Noise on digital 1.5-V supply				100	mV
Noise on analog 1.5-V supply				50	mV
Noise on analog 1.8-V supply				36	mV

#### 5.4.2.4.10 PHY Power Consumption

Table 5-67 lists, by mode, the power consumption values of the modules.

**Table 5-67. PHY Power Consumption**

Supply	Min	Typ	Max	Unit
<b>HS Mode</b>				
VUSB.3P1		8.5		mA
VINTUSB1P8.OUT		25		mA
VINTUSB1P5.OUT		24		mA
VINTDIG.OUT		0.3		mA
<b>FS Mode</b>				
VUSB.3P1		13		mA
VINTUSB1P8.OUT		5.4		mA
VINTUSB1P5.OUT		17.5		mA
VINTDIG.OUT		0.3		mA
<b>LS Mode</b>				
VUSB.3P1		12.5		mA
VINTUSB1P8.OUT		5.4		mA
VINTUSB1P5.OUT		17.5		mA
VINTDIG.OUT		0.3		mA

**Table 5-67. PHY Power Consumption (continued)**

Supply	Min	Typ	Max	Unit
<b>Low-Power/Suspend Mode</b>				
VUSB.3P1		0		mA
VINTUSB1P8.OUT		0		mA
VINTUSB1P5.OUT		2		μA
VINTDIG.OUT		0		mA
<b>Power-Down Mode</b>				
VUSB.3P1		0		mA
VINTUSB1P8.OUT		0		mA
VINTUSB1P5.OUT		2		μA
VINTDIG.OUT		0		mA

#### 5.4.2.5 OTG Electrical Characteristics

The OTG block integrates three main functions:

- USB plug detection function on VBUS and ID
- ID resistor detection
- VBUS level detection

##### 5.4.2.5.1 OTG VBUS Electrical

Table 5-68 lists the OTG VBUS electrical parameters.

**Table 5-68. OTG VBUS Electrical**

Parameter	Comments	Min	Typ	Max	Unit
<b>VBUS Wake-Up Comparator</b>					
VBUS wake-up delay	DEL <sub>VBUS_WK_UP</sub>			15	μs
VBUS wake-up threshold	V <sub>VBUS_WK_UP</sub>	0.5	0.6	0.7	V
<b>VBUS Comparators</b>					
A-device session valid	V <sub>A_SESS_VLD</sub>	0.8	1.1	1.4	V
A-device V <sub>BUS</sub> valid	V <sub>A_VBUS_VLD</sub>	4.4	4.5	4.6	V
B-device session end	V <sub>B_SESS_END</sub>	0.2	0.5	0.8	V
B-device session valid	V <sub>B_SESS_VLD</sub>	2.1	2.4	2.7	V
<b>VBUS Line</b>					
A-device V <sub>BUS</sub> input impedance to ground	R <sub>A_BUS_IN</sub>	SRP (V <sub>BUS</sub> pulsing) capable A-device not driving V <sub>BUS</sub>		100	kΩ
B-device V <sub>BUS</sub> SRP pulldown	R <sub>B_SRP_DWN</sub>	5.25 V/8 mA, pullup voltage = 3 V	0.656	10	kΩ
B-device V <sub>BUS</sub> SRP pullup	R <sub>B_SRP_UP</sub>	(5.25 V – 3 V)/8 mA, pullup voltage = 3 V	0.281	1	2 kΩ
B-device V <sub>BUS</sub> SRP rise time maximum for OTG-A communication	t <sub>Rise_SRP_UP_Max</sub>	0 to 2.1 V with < 13 μF load		36	ms
B-device V <sub>BUS</sub> SRP rise time minimum for standard host connection	t <sub>Rise_SRP_UP_Min</sub>	0.8 to 2.0 V with > 97 μF load	60		ms
VBUS line maximum voltage		If VBUS_CHRG bit is low*		7	V



### 5.4.2.5.2 OTG ID Electrical

Table 5-69 lists the OTG ID electrical parameters.

**Table 5-69. OTG ID Electrical**

Parameter		Comments	Min	Typ	Max	Unit
<b>ID Wake-Up Comparator</b>						
ID wake-up comparator	R <sub>ID_WK_UP</sub>	Wake up when ID shorted to ground through a resistor lower than 445 kΩ (±1%)	445			kΩ
<b>ID Comparators—ID External Resistor Specifications</b>						
ID ground comparator	R <sub>ID_GND</sub>	ID_GND interrupt when ID shorted to ground through a resistor lower than 10 Ω	0	5	10	Ω
ID 100k comparators	R <sub>ID_100K</sub>	ID_100K interrupt when 102 kΩ (1%) resistor plugged in	101	102	103	kΩ
ID 200k comparators	R <sub>ID_200K</sub>	ID_200K interrupt when 200 kΩ (1%) resistor plugged in	198	200	202	kΩ
ID 440k comparators	R <sub>ID_440K</sub>	ID_440K interrupt when 440 kΩ (1%) resistor plugged in	435	440	445	kΩ
ID float comparator	R <sub>ID_FLOAT</sub>	ID_FLOAT interrupt when ID shorted to ground through a resistor higher than 560 kΩ	1400			kΩ
<b>ID Line</b>						
Phone I <sub>D</sub> pullup to V <sub>PH_ID_UP</sub>	R <sub>PH_ID_UP</sub>	ID unloaded (VRUSB)	70	200	286	kΩ
Phone I <sub>D</sub> pullup voltage	V <sub>PH_ID_UP</sub>	Connected to VRUSB	2.5		3.2	V
ID line maximum voltage					5.25	V

## 5.5 Battery Interface

### 5.5.1 General Description

#### 5.5.1.1 Battery Charger Interface Overview

The TPS65950 has a BCI for complete battery management. The main function of the BCI is to control the charging of either 1-cell Li-ion or Li-ion polymer batteries, or 1-cell Li-ion batteries with cobalt-nickel-manganese anodes. It supports regulated ac chargers of 7-V absolute maximum and can charge with USB host devices, MCPC devices, USB chargers, or carkits of 7-V absolute maximum. The BCI can perform software-controlled linear charging with the sources mentioned, software-controlled pulsed charging with current-limited ac chargers, and automatic linear charging with ac chargers, USB chargers, and carkits.

The battery is monitored using the 10-bit ADC from the MADC to measure battery voltage, battery temperature, battery type, battery charge current, USB device input voltage, and ac charger input voltage. The magnitude of the charging current and the charging voltage is set by 10 bits of a programming register converted by a 10-bit DAC, whose output sets the reference input of the charging current and charging voltage control loop.

The BCI also performs monitoring functions:

- ac charger detection
- VBUS detection
- Battery detection
- ac charger overvoltage detection
- VBUS overvoltage detection
- Battery overvoltage detection
- Battery voltage level detection
- Battery charge current level detection

- Battery temperature out-of-range detection
- Battery end-of-charge detection
- Battery overcurrent detection
- Watchdog

### 5.5.1.2 Battery Backup Overview

The TPS65950 implements a backup mode, in which the backup battery keeps the RTC running. A rechargeable backup battery can be recharged from the main battery.

When the main battery is below 2.7 V or is removed, the backup battery powers the backup if the backup battery voltage is greater than 1.8 V. The backup domain powers up the following:


- Internal 32.768-kHz oscillator
- RTC
- Hash table (20 registers of 8 bits each)
- Eight GP storage registers

## 5.5.2 Typical Application Schematics

### 5.5.2.1 Functional Configurations

The BCI can be used in different configurations (see [Figure 5-54](#)). Each configuration requires a dedicated typical application schematic:

- ac charge supported (see [Figure 5-54A](#), [Figure 5-54B](#), and [Figure 5-54D](#))
- USB charge supported (see [Figure 5-54A](#) and [Figure 5-54C](#))
- ac constant voltage mode supported (see [Figure 5-54A](#) and [Figure 5-54B](#))
- ac charger with current unlimited (see [Figure 5-54D](#))



032-055

- Schematic that supports ac charge, ac constant voltage mode, and USB charge. With this ac compensation schematic, constant voltage mode is possible, but only current limited chargers are supported.
- Schematic that supports only ac charge and ac constant voltage mode. With this ac compensation schematic, constant voltage mode is possible, but only current limited chargers are supported.
- Schematic that supports only USB charge.
- Schematic that supports only ac charge. With this ac compensation schematic, constant voltage mode is not possible, but current unlimited chargers are supported.

**Figure 5-54. Typical Application Schematics**


**NOTE**

For the component values, see [Table 5-92](#).

**5.5.2.2 In-Rush Current Limitation Schematic**

With the typical application schematic supporting constant voltage mode ([Figure 5-54 A and B](#)), battery in-rush current is limited by the charging device. The application schematic can be enhanced to support in-rush current at the charging device plug to maximum 850 mA as detailed by [Figure 5-55](#). T3, R3, and C3 are connected between VAC and ICTLAC1 and intentionally bring in-rush current. The described enhancement is not required for [Figure 5-54 D](#), where constant voltage mode is not supported.


[Figure 5-55](#) shows a typical application schematic with in-rush current limitation.



**Figure 5-55. Typical Application Schematic (In-Rush Current Limitation)**

**5.5.2.3 Configuration With BCI Not Used**

Figure 5-56 shows how to connect the BCI when it is not in use. The SUSPENDM bit must be set to disable the BCI internally.



032-057

Figure 5-56. Typical Application Schematic (BCI Not Used)

### 5.5.3 Electrical Characteristics

This section describes the electrical characteristics of the BCI in the TPS65950.

#### 5.5.3.1 Main Charge

Table 5-70 lists the electrical characteristics of the main charge.

**Table 5-70. Main Charge Electrical Characteristics  
VBAT = 3.6 V, R<sub>S</sub> = 0.22 Ω, unless otherwise specified**

Parameter	Test Conditions	Min	Typ	Max	Unit
VAC input voltage range <sup>(1)</sup>	dc voltage	4.8	5.4	7	V
VBUS input voltage range (external)	dc voltage	4.4	5	7	V
Charge current range				1.7	A
VAC accessory supply mode consumption	VBAT = 3.6 V, consumption on VBAT when ACCSUPEN = 1 and ACPATHEN = 1 connected to VBAT, current limitation enabled		0.75	1	mA
	VBAT = 3.6 V, consumption on VBAT when ACCSUPEN = 1 and ACPATHEN = 1 connected to VBAT, current limitation disabled		0.525	0.7	
VBUS accessory supply mode consumption	VBAT = 3.6 V, consumption on VBAT when ACCSUPEN = 1 and USBPATHEN = 1 connected to VBAT, current limitation enabled		0.64	0.85	mA
	VBAT = 3.6 V, consumption on VBAT when ACCSUPEN = 1 and USBPATHEN = 1 connected to VBAT, current limitation disabled		0.415	0.55	
ICTLAC1 output voltage swing (PWM charge)	I <sub>ICTLAC1</sub> = -10 μA, ACPATHEN = 1, PWMEN = 1, PWMDTYCY = 0x000	VAC-0.3			V
	I <sub>ICTLAC1</sub> = 10 μA, ACPATHEN = 1, PWMEN = 1, PWMDTYCY = 0x3FF			0.35	
ICTLAC1 output voltage swing (linear charge)	I <sub>ICTLAC1</sub> = -10 μA, ACPATHEN = 1, LINCHEN = 1, MESBAT = 1, CHGVREG = 0x000	VAC-0.3			V
	I <sub>ICTLAC1</sub> = 10 μA, ACPATHEN = 1, LINCHEN = 1, MESBAT = 1, CHGVREG = 0x3FF			0.35	
ICTLUSB1 output voltage swing (linear charge)	I <sub>ICTLUSB1</sub> = -10 μA, USBPATHEN = 1, LINCHEN = 1, MESBAT = 1, CHGVREG = 0x000	VBUS-0.3			V
	I <sub>ICTLUSB1</sub> = 10 μA, USBPATHEN = 1, LINCHEN = 1, MESBAT = 1, CHGVREG = 0x3FF			0.35	
ICTLAC2 output voltage swing (linear charge)	I <sub>ICTLAC2</sub> = -10 μA, ACPATHEN = 1, LINCHEN = 1, ACPATHEN = 0	VCCS-0.3			V
	I <sub>ICTLAC2</sub> = 10 μA, ACPATHEN = 1, LINCHEN = 1, ACPATHEN = 1			0.35	
ICTLUSB2 output voltage swing (linear charge)	I <sub>ICTLUSB2</sub> = -10 μA, USBPATHEN = 1, LINCHEN = 1, USBPATHEN = 0	VCCS-0.3			V
	I <sub>ICTLUSB2</sub> = 10 μA, USBPATHEN = 1, LINCHEN = 1, USBPATHEN = 1			0.35	
PWM mode output current	PWM = 1 (ICTLAC1 = 0), VAC = 6.8 V		5.0		mA
	PWM = 0 (ICTLAC1 = VAC), VAC = 6.8 V		-2.0		

(1) The maximum voltage value of the charging device is 7 V (process limitation). The minimum voltage value of the charging device is: VBATMAX + 2 PMOS drop + 0.22 Ω resistor drop (where VBATMAX is the maximum voltage value of the battery; that is, 4.2 V for Li-ion battery)  
User must consider maximum dissipation while using maximum ac/USB voltage (7 V) or maximum current load (1.7 A).

**Table 5-70. Main Charge Electrical Characteristics**  
**VBAT = 3.6 V, R<sub>S</sub> = 0.22 Ω, unless otherwise specified (continued)**

Parameter	Test Conditions	Min	Typ	Max	Unit
ac main charge battery removal switch-off time	CHGIREG = (value relative to I <sub>CHG</sub> = 0.6 A), VAC = 5.4 V, C = 100 nF connected to ICTLAC1, VBAT threshold = 4.55 V, measure charge current from removal to 10% Miller compensation			150	μs
	CHGIREG = (value relative to I <sub>CHG</sub> = 0.6 A), VAC = 5.4 V, C = 100 nF connected to ICTLAC1, VBAT threshold = 4.55 V, measure charge current from removal to 10% Regular compensation			150	
USB main charge battery removal switch-off time	CHGIREG = (value relative to I <sub>CHG</sub> = 0.6 A), VBUS = 5.0 V, C = 100 nF connected to ICTLUSB1, VBAT threshold = 4.55 V, measure charge current from removal to 10%			150	μs
VAC-to-MADC input attenuation	VAC from 4.8 V to 6.8 V (maximum MADC input voltage = 1.224 V)	0.12	0.15	0.18	V/V
VBAT-to-MADC input attenuation	VBAT from 3.0 V to 4.5 V (maximum MADC input voltage = 1.35 V)	0.2	0.25	0.3	V/V
Current-to-voltage conversion slope <sup>(2)</sup>	(VCCS–VBATS) rising from 0 V to 0.17 V: CGAIN = 0 equivalent to 0–775 mA range	0.704	0.88	1.056	mV/mA
	(VCCS–VBATS) rising from 0 V to 0.33 V: CGAIN = 1 equivalent to 0–1500 mA range	0.352	0.44	0.528	
Current-to-voltage conversion positive offset	OFFSEN = 1, OFFSN[1:0] = 00, CGAIN = 0, OFFSIGN = 0		18.7		mV
	OFFSEN = 1, OFFSN[1:0] = 01, CGAIN = 0, OFFSIGN = 0		38.8		
	OFFSEN = 1, OFFSN[1:0] = 10, CGAIN = 0, OFFSIGN = 0		60.1		
	OFFSEN = 1, OFFSN[1:0] = 11, CGAIN = 0, OFFSIGN = 0		82.6		
Current-to-voltage conversion negative offset	OFFSEN = 1, OFFSN[1:0] = 00, CGAIN = 0, OFFSIGN = 1		–18.2		mV
	OFFSEN = 1, OFFSN[1:0] = 01, CGAIN = 0, OFFSIGN = 1		–35.6		
	OFFSEN = 1, OFFSN[1:0] = 10, CGAIN = 0, OFFSIGN = 1		–52.2		
	OFFSEN = 1, OFFSN[1:0] = 11, CGAIN = 0, OFFSIGN = 1		–67.6		
Charge voltage and charge current DAC	Linear range	1FF		3BA	hex
	Differential nonlinearity	–2		2	LSB
	Integrated nonlinearity	–2		2	LSB
	Offset	–25		25	mV
ADIN0 dc current source	ADIN0 = 1 V	7	10	13	μA
ADCIN1 dc current source	ADCIN1 = 1 V, ITHSENS[2:0] = 000 (maximum MADC input voltage = 0.875 V), After TRIM done by ISRCTRIM[3:0], at ambient temperature	9.875	10	10.125	μA

(2) MADC output code = (VCCS – VBATS) × 4 with CGAIN = 0  
MADC output code = (VCCS – VBATS) × 2 with CGAIN = 1

**Table 5-70. Main Charge Electrical Characteristics**  
**VBAT = 3.6 V, R<sub>S</sub> = 0.22 Ω, unless otherwise specified (continued)**

Parameter	Test Conditions	Min	Typ	Max	Unit
ADCIN1 dc current source for temperature measurement	ADCIN1 = 1 V, ITHSENS[2:0] = 000 (maximum MADC input voltage = 0.875 V), after TRIM done by ISRCTRM[3:0]	9.5	10	10.5	μA
	ITHSENS[2:0] = 001	14	20	26	
	ITHSENS[2:0] = 010	21	30	39	
	ITHSENS[2:0] = 011	28	40	52	
	ITHSENS[2:0] = 100	35	50	65	
	ITHSENS[2:0] = 101	42	60	78	
	ITHSENS[2:0] = 110	49	70	91	
	ITHSENS[2:0] = 111	56	80	104	
Constant current loop accuracy	After trimming ( $\pm 1.10\%$ ), VAC = 5.4 V or VBUS = 5.0 V, VBAT = 3.6 V, CHGIREG = (value relative to I <sub>CHG</sub> = 0.6 A), VCCS–VBATS rising voltage, monitoring ICTLAC1 or ICTLUSB1, CGAIN = 1, overtemperature (ambient 0°C to 50°C) (including the bandgap accuracy overtemperature $\pm 0.5\%$ and the R <sub>sense</sub> resistor accuracy $\pm 1\%$ )	–11%		11%	
	After trimming ( $\pm 0.55\%$ ), VAC = 5.4 V or VBUS = 5.0 V, VBAT = 3.6 V, CHGIREG = (value relative to I <sub>CHG</sub> = 0.6 A), VCCS–VBATS rising voltage, monitoring ICTLAC1 or ICTLUSB1, CGAIN = 0, overtemperature (ambient 0°C to 50°C) (including the bandgap accuracy overtemperature $\pm 0.5\%$ and the R <sub>sense</sub> resistor accuracy $\pm 1\%$ )	–3.15%		3.15%	
Constant current loop offset	At error amplifier input, before loop trim. Including DAC offset, I-to-V offset after I-to-V trim, error amplifier offset	–46.8		46.8	mV
Constant voltage loop accuracy	After trimming ( $\pm 0.14\%$ ), VAC = 5.4 V or VBUS = 5.0 V, at room temperature, CHGVREG = (value relative to VBAT = 4.37 V), VBAT rising voltage, monitoring ICTLAC1 or ICTLUSB1	–0.28%		0.28%	
	After trimming ( $\pm 0.14\%$ ), VAC = 5.4 V or VBUS = 5.0 V overtemperature (ambient 0°C to 50°C), CHGVREG = (value relative to VBAT = 4.37 V), VBAT rising voltage, monitoring ICTLAC1 or ICTLUSB1 (including the bandgap accuracy overtemperature $\pm 0.5\%$ )	–0.82%		0.82%	
Charger presence detect threshold	VBAT = 3.6 V, rising edge	VBAT+0.3	VBAT+0.4	VBAT+0.6	V
	VBAT = 3.6 V, falling edge	VBAT	VBAT+0.1	VBAT+0.3	
Battery threshold when default value <sup>(3)</sup>	VAC = 5.4 V or VBUS = 5.0 V, VBATOVEN = 1, VBATOVTH(3:0) = default, MESBAT = 1, VBAT rising voltage, monitoring VBATOV status signal	4.45	4.55	4.65	V
ac charger overvoltage threshold when default value <sup>(3)</sup>	VBAT = 3.6 V, VACCHGOVEN = 1, VACCHGOVTH(3:0) = default, VAC rising voltage, monitoring VACCHGOV status signal	6.24	6.5	7	V
VBUS overvoltage threshold when default value <sup>(3)</sup>	VBAT = 3.6 V, VBUSOVEN = 1, VBUSOVTH(3:0) = default, VBUS rising voltage, monitoring VBUSOV status signal	5.28	5.5	5.9	V
Main charge main battery presence impedance detection threshold	Measured through ADCIN1 rising voltage and sourced current, monitoring BATSTS value	67.5	75	82.5	kΩ
Main charge main battery presence voltage detection threshold	Force ADCIN1 voltage, monitor BATSTS value		750		mV
Temperature detection accuracy	For low temperature (2°C/3°C) For high temperature (43°C/50°C)	–3 –5		3 5	°C
Battery voltage accuracy	Tested for VBAT = 2.9, 3.6, and 4.2 V	VBAT–0.1	VBAT	VBAT+0.1	V
Current charge accuracy	Tested for ICHG = 600 mA	ICHG–0.04	ICHG	ICHG+0.04	A

(3) Can be changed by programming the associated threshold register



**Table 5-70. Main Charge Electrical Characteristics**  
**VBAT = 3.6 V, R<sub>S</sub> = 0.22 Ω, unless otherwise specified (continued)**

Parameter	Test Conditions	Min	Typ	Max	Unit
Battery R <sub>s</sub>	ESR (including FUSE)			0.5	Ω

### 5.5.3.2 Precharge

During slow precharge and fast precharge, a precharge voltage loop is always enabled and limits the battery voltage charge to 3.6 V typical. To use the constant voltage loop, a battery voltage prescaler is also always enabled. The voltage loop is nonlinear. A fast comparator switches off the external power portable media operating system (PMOS) when VBAT is higher than 3.6 V and switches on the PMOS when VBAT is lower than 3.6 V. When the USB charger is used, fast precharge is not available (to comply with USB standards).

In precharge mode, the threshold of the ac charger overvoltage detection is forced to 6.8 V.

Table 5-71 lists the precharge electrical characteristics.

**Table 5-71. Precharge Electrical Characteristics**  
**R<sub>S</sub> = 0.22 Ω, unless otherwise specified**

Parameter	Test Conditions	Min	Typ	Max	Unit
ICTLAC1 output voltage swing (precharge)	I <sub>ICTLAC1</sub> = -10 μA, VBAT = 1.5 V, VCCS = VBAT+200 mV, VAC = 5.4 V, SYSACTIV = 0	VAC-0.3			V
	I <sub>ICTLAC1</sub> = 10 μA, VBAT = 1.5 V, VCCS = VBAT, VAC = 5.4 V, SYSACTIV = 0			0.35	
ICTLUSB1 output voltage swing (precharge)	I <sub>ICTLUSB1</sub> = -10 μA, VBAT = 1.5 V, VCCS = VBAT+200 mV, VAC = 0.0 V, VBUS = 5 V, SYSACTIV = 0	VAC-0.3			V
	I <sub>ICTLUSB1</sub> = 10 μA, VBAT = 1.5 V, VCCS = VBAT, VAC = 0.0 V, VBUS = 5 V, SYSACTIV = 0			0.35	
ICTLAC2 output voltage swing (precharge)	I <sub>ICTLAC2</sub> = -10 μA, VBAT = 1.5 V, VCCS = VBAT+200 mV, VAC = 5.4 V, SYSACTIV = 0	VCCS-0.3			V
	I <sub>ICTLAC2</sub> = 10 μA, VBAT = 1.5 V, VCCS = VBAT, VAC = 5.4 V, SYSACTIV = 0			0.35	
ICTLUSB2 output voltage swing (precharge)	I <sub>ICTLUSB2</sub> = -10 μA, VBAT = 1.5 V, VCCS = VBAT+200 mV, VAC = 0.0 V, VBUS = 5 V, SYSACTIV = 0	VCCS-0.3			V
	I <sub>ICTLUSB2</sub> = 10 μA, VBAT = 1.5 V, VCCS = VBAT, VAC = 0.0 V, VBUS = 5 V, SYSACTIV = 0			0.35	
ac precharge battery removal switch-off time	In fast precharge, R <sub>limit</sub> = 700 kΩ, VAC = 5.4 V, VBAT threshold = 3.6 V, measure charge current from removal to 10%			150	μs
USB precharge battery removal switch-off time	In precharge, R <sub>limit</sub> = 500 kΩ, VBUS = 5.0 V, VBAT threshold = 3.6 V, measure charge current from removal to 10%			150	μs
PCHGPOR voltage threshold	VAC = 5.4 V or VBUS = 5.0 V, PCHGPOR raise when VPRECH voltage higher than the voltage threshold		1.2		V
PCHGCLK click frequency	VAC = 5.4 V or VBUS = 5.0 V (including temperature variation)	18.5	32	45.4	kHz
	VAC = 5.4 V or VBUS = 5.0 V (at room temperature)	24.3	32	39.68	
PCHGVREF band gap voltage	VAC = 5.4 V or VBUS = 5.0 V	0.7125	0.75	0.7875	V
VPRECH regulator output	VAC = 5.4 V or VBUS = 5.0 V	1.4	1.5	1.6	V
Small precharge output current	VBAT = 0.0 V, VAC = 5.4 V or (VBUS = 5.0 V and USBLOWPCHG = 1)	3	5	7	mA
Slow precharge loop accuracy	After TRIMinG, VAC = 5.4 V or VBUS = 5.0 V, VBAT = 1.5 V, VCCS-VBATS rising voltage, monitoring ICTLAC1 or ICTLUSB1	14	17.2	20.3	mV

**Table 5-71. Precharge Electrical Characteristics**  
 $R_S = 0.22 \Omega$ , unless otherwise specified (continued)

Parameter	Test Conditions	Min	Typ	Max	Unit
Fast precharge loop accuracy	After TRIMinG, PCHGAC or PCHGUSB floating, VAC = 5.4 V, VBAT = 3.0 V, VCCS–VBATS rising voltage, monitoring ICTLAC1 or ICTLUSB1	56	68.8	81.2	mV
Precharge constant voltage loop limitation	System did not start after VBAT > 3.2 V, VBATS input.	3.4	3.6	3.8	V
VBUSOVPRECH threshold (for USB reliability)	VBUS input	5.04	5.25	5.46	V
ac charger overvoltage threshold	VBAT = 2.8 V, VAC input	6.5	6.8	7.3	V
VBUS overvoltage threshold	VBAT = 2.8 V, VBUS input	6.5	6.8	7.3	V
Battery voltage threshold to start ac fast precharge	VBATS input	1.8	2.0	2.2	V
Battery voltage threshold to start ac slow precharge	VBATS input	1.0	1.2	1.4	V
Charger presence detect threshold	VBATS = 2.8 V, rising edge	VBAT+0.3	VBAT+0.4	VBAT+0.6	V
	VBATS = 2.8 V, falling edge	VBAT	VBAT+0.1	VBAT+0.3	
VBUS presence detect threshold	Rising edge			4.4	V
	Falling edge			4.3	
BCIAUTO detection impedance threshold	To obtain CVENACA = BCIAUTOACA = 0			10	k $\Omega$
	To obtain CVENACA = BCIAUTOACA = 1	140			
BCIAUTO detection voltage threshold	CVENACA = 0 below the voltage threshold	100	150	200	mV
	CVENACA = 1 below the voltage threshold	700	750	800	
BCIAUTO detection output current	Measured on BCIAUTO pin	4.5	7.5	9.5	$\mu$ A
Precharge main battery presence impedance detection threshold	Measured through ADCIN1 rising voltage and sourced current, monitoring BATSTS value	115	140	192	k $\Omega$
Precharge main battery presence voltage detection threshold	Force ADCIN1 voltage, monitor BATSTS value.		750		mV
Precharge main battery presence detection output current	Measured on ADCIN1 pin		5.5		$\mu$ A

### 5.5.3.3 Constant Voltage Mode

The BCI supports a constant voltage (CV) mode. CV mode is automatically started when there is no battery pack, a regulated ac charger is plugged in, and CVENAC = 1. The charging device outputs a constant voltage at the VBAT node. To start CV mode, the precharge analog hardware detects whether a battery pack is open using the battery presence comparator, and detects whether an ac charger is connected using the ac charger presence comparator.

CV mode is disabled when VAC is greater than 6.5 V typical. ac overvoltage protection is also enabled during CV mode.

Hardware implementation for CV mode uses the main charge constant voltage loop. In CV mode, a 35-mA typical load is synced internally to keep the regulated VBAT voltage output stable. An 80- $\mu$ F typical external capacitor must be connected to the VBAT node.

Table 5-72 lists the electrical characteristics of CV mode.

**Table 5-72. CV Mode Electrical Characteristics<sup>(1)</sup>**

Parameter	Test Conditions	Min	Typ	Max	Unit
Main charge constant voltage mode	VAC = 5.4 V, ADCIN1 pin floating, LDOOK = 1				
CBAT	Battery node capacitor	37	80	167	μF
	ESR (including FUSE)		0.4	0.5	Ω
VBAT regulated voltage, including dc (posttrim), dc load regulation, and dc line regulation	Typical condition is VBAT for VAC = 5.4 V, ILOAD = 0.5 A	3.88	4.0	4.12	V
	dc load regulation: VAC = VACmin, ILOAD varying from 0 to ILOADmax				
	dc line regulation: ILOAD = ILOADmax, VAC varying from VACmin to VACmax				
	Maximum condition is ILOAD = 0, VAC = 6.2 V Minimum condition is ILOAD = 1 A, VAC = 4.8 V				
ILOAD				1	A
BCI VBAT load current	VAC = 5.4 V	15	35	55	mA
VAC		4.8	5.4	6.2	V
Transient load regulation during internal LDO startup	VBAT(Iout 20 mA) – VBAT(Iout 500 mA) in load change time = 1 μs (BCI in precharge CV mode)	300		300	mV
Transient load during LDO and DC-DC startup	VBAT(Iout 30 mA) – VBAT(Iout 830 mA) in load change time = 1 μs (BCI in main charge CV mode)	300		300	mV
Transient load regulation	VBAT(Iout 30 mA) – VBAT(Iout 300 mA) in load change time = 1 μs (BCI in main charge CV mode) (ESR = 0.4 Ω)	100		100	mV

(1) In CV mode, an external FET characteristic is critical. This mode has been validated for FDJ1027P FET.

### 5.5.4 Charge Sequence Timing Diagram

Figure 5-57 is the charge sequence timing diagram.




Figure 5-57. Automatic Charge Sequence Timing Diagram

### 5.5.5 CEA Charger Type

Depending on the device and according to the charger type, the DM and DP lines have different characteristics:

- Hub: DP and DM not shorted, DM low
- Charger: DP and DM shorted
- Carkit: DP and DM not shorted, DM high

These characteristics reflect to which of these devices the phone is connected.

Table 5-73 lists the important characteristics in precharge detection.

Table 5-73. Precharge Detection Characteristics

Symbol	Parameter	Comments	Min	Max	Unit
I <sub>CCINIT</sub>	Supply current of unconfigured function/hub	Hub: DP and DM not shorted, DM low		100	mA
I <sub>CRINIT</sub>	Supply current of unconfigured charger/carikit	Charger: DP and DM shorted Carikit: DP and DM not shorted, DM high		100	mA
T <sub>DELAY</sub>	Delay for power up all blocks		1000		µs
T <sub>DMOD_DELAY</sub>	Time pulling down DM line		19.5		µs

**Table 5-73. Precharge Detection Characteristics (continued)**

Symbol	Parameter	Comments	Min	Max	Unit
T <sub>CHECK</sub>	Repeat time check process			500	ms
T <sub>PULSE</sub>	DP pullup pulse width			20	ms

In main charge, the basic chargers and basic carkits indicate their default current limit, versus the value of the ID resistor, between the ID pin and the ground, and also versus the data bus D± connection type (shorted or not shorted).

Table 5-74 lists the output current limit ranges according to the device type and parameters.

**Table 5-74. Main Charge Current Limit Indication**

Device Type	Parameter					Output Current Limit		
	ID Resistor (1%)	Output Voltage (nom)	D+/D– Connection <sup>(1)</sup>	ID Pin State	ID Pin Current Limit Implemented	Min	Max	Unit
Phone-powered accessory	102k	N/A <sup>(2)</sup>	Not shorted	N/A	N/A	N/A	N/A	
Charger 5-wire	200k	5.0 V	Shorted	Low	N/A	450	650	mA
				High	No	450	650	
	440k	5.0 V	Shorted	High	Yes	750	950	mA
				Low	N/A	750	950	
		4.5 V	Shorted	High	Yes	1.8	3.0 <sup>(3)</sup>	A
Basic carkit 5-wire	200k	5.0 V	D-high	Used for muting	N/A	450	650	mA
	440k	5.0 V	D-high	Used for muting	N/A	750	950	
Smart carkit 5-wire	N/A	5.0 V	D-high	N/A	N/A	0.450	3.0 <sup>(3)</sup>	A
Carkit 4-wire	N/A	5.0 V	D-high	N/A	N/A	0.450	3.0 <sup>(3)</sup>	A

(1) Shorted indicates that D+ (DP) is shorted to D– (DM).

(2) N/A = Not applicable

(3) The maximum current limit in this configuration is for safety. It does not indicate normal current loads for the phone.

## 5.6 MADC

### 5.6.1 General Description

The TPS65950 shares the MADC resource with the host processors in the system (hardware and software conversion modes) and its BCI. Therefore, the TPS65950 must:

- Manage potential concurrent requests of conversions and priority among resource users
- Flag, using interrupt signals, the end-of-sequence of conversions
- Grant quarter-bit accuracy for modem conversion of battery voltage

The quarter-bit accurate start signal is provided through a STARTADC from the host processor (real-time conversion).

The MADC generates interrupt signals to the host processors. Interrupts are handled primarily by the MADC internal secondary interrupt handler (SIH) and secondly at the upper level (outside the MADC) by the TPS65950 primary interrupt handler (PIH). The MADC indicates to the BCI module, through a data ready signal, that conversion results are available.

### 5.6.2 Main Electrical Characteristics

Table 5-75 lists the electrical characteristics of the MADC.

**Table 5-75. Electrical Characteristics**

Parameter	Conditions	Min	Typ	Max	Unit
Resolution			10		Bit
Input dynamic range for external input	Except ADIN0 and ADCIN1 and internal MADC input (0 to 1.5 V)	0		2.5	V
MADC voltage reference			1.5		V
Differential nonlinearity	For all channels (except ADIN2 through ADIN7 channels)	-1		1	LSB
Integral nonlinearity	Best fitting. For all channels (except ADIN2 through ADIN7)	-2		2	LSB
Differential nonlinearity for ADIN2 through ADIN7		-1		1	LSB
Integral nonlinearity for ADIN2 through ADIN7	Best fitting for codes 230 to maximum	-2		2	LSB
	Best fitting considering offset of 25 least-significant bits (LSBs)	-3.75		3.75	LSB
Offset	Best fitting	-28.5		28.5	mV
Input bias			1		$\mu$ A
Input capacitor $C_{BANK}$				10	pF
Maximum source input resistance $R_s$ (for all 16 internal or external inputs)				100	k $\Omega$
Input current leakage (for all 16 internal or external inputs)				1	$\mu$ A

### 5.6.3 Channel Voltage Input Range

Table 5-76 lists the channel voltage input ranges.

**Table 5-76. Analog Input Voltage Range**

Channel	Min	Typ	Max	Unit	Prescaler
ADIN0: Battery type/GP input	0		1.5	V	No prescaler dc current source for battery identification through external resistor (10 $\mu$ A typical)
ADCIN1: Battery temperature	0		1.5	V	No prescaler dc current source for temperature measurement through external resistor (10 to 80 $\mu$ A programmable)
ADIN2: GP input <sup>(1)</sup>	0		2.5	V	MADC prescaler from 0 to >1.5 V
ADIN3: GP input <sup>(1)</sup>	0		2.5	V	MADC prescaler from 0 to >1.5 V
ADIN4: GP input <sup>(1)</sup>	0		2.5	V	MADC prescaler from 0 to >1.5 V
ADIN5: GP input <sup>(1)</sup>	0		2.5	V	MADC prescaler from 0 to >1.5 V
ADIN6: GP input <sup>(1)</sup>	0		2.5	V	MADC prescaler from 0 to >1.5 V
ADIN7: GP input <sup>(1)</sup>	0		2.5	V	MADC prescaler from 0 to >1.5 V

(1) GP inputs must be tied to ground when TPS65950 internal power supplies (VINTANA1 and VINTANA2) are off.

#### 5.6.3.1 Sequence Conversion Time (Real-Time or Nonaborted Asynchronous)


Table 5-77 lists the sequence conversion timing characteristics. Figure 5-58 is a conversion sequence general timing diagram.

**Table 5-77. Sequence Conversion Timing Characteristics**

Parameter	Comments	Min	Typ	Max	Unit
F	Running frequency		1		MHz
T = 1/F	Clock period		1		$\mu$ s
N	Number of analog inputs to convert in a single sequence	0		16	
Tstart	SW1, SW2, or USB asynchronous request or real-time STARTADC request	3		4	$\mu$ s
Tsettling time	Settling time to wait before sampling a stable analog input (capacitor bank charge time)  Tsettling is calculated from the max ((Rs + Ron)*Cbank) of the 16 possible input sources (internal or external). Ron is the resistance of the selection analog input switches (5 k $\Omega$ ). This time is software-programmable in the open-core protocol (OCP) register.	5	12	20	$\mu$ s
Tstartsar	The successive approximation registers ADC start time.		1		$\mu$ s
Tadc time	The successive approximation registers ADC conversion time.		10		$\mu$ s
Tcapture time	Tcapture time is the conversion result capture time.		2		$\mu$ s
Tstop		1		2	$\mu$ s
Full conversion sequence time	One channel (N = 1) <sup>(1)</sup>	22		39	$\mu$ s
	All channels (N = 16) <sup>(1)</sup>	352		624	
Conversion sequence time	Without Tstart and Tstop: One channel (N = 1) <sup>(1)</sup>	18		33	$\mu$ s
	Without Tstart and Tstop: All channels (N = 16) <sup>(1)</sup>	288		528	
STARTADC pulse duration	STARTADC period is T	0.33		24	$\mu$ s

(1) Total sequence conversion time general formula: Tstart + N\*(1 + Tsettling + Tadc + Tcapture) + Tstop

Table 5-77 shows the information in Figure 5-58. The *Busy* parameter shows that a conversion sequence is running, and the *channel N result register* parameter corresponds to the result register of RT/GP/BCI selected channel.



032-059

Figure 5-58. Conversion Sequence General Timing Diagram

## 5.7 LED Drivers

### 5.7.1 General Description

Two arrays of parallel LEDs are driven (dedicated for the phone light). The parallel LEDs are supplied by VBAT and the external resistor value is given for each of them. The TPS65950 has two open-drain LED drivers for keypad backlighting. The keypad backlighting must incorporate any required current limiting and be rated for operation at the main battery voltage.

Figure 5-59 is a block diagram of the LED driver. Table 5-78 lists the electrical characteristics of the LED driver.






Figure 5-59. LED Driver Block Diagram

For the component values, see [Table 5-92](#).

Table 5-78. Electrical Characteristics

Parameter	Conditions	Min	Typ	Max	Unit
Software On resistance	$I_O = 160 \text{ mA}$		3	4	$\Omega$
	$I_O = 60 \text{ mA}$		10	12	


## 5.8 Keyboard

### 5.8.1 Keyboard Connection

The keyboard is connected to the chip using:

- KBR (7:0) input pins for row lines
- KBC (7:0) output pins for column lines

[Figure 5-60](#) shows the keyboard connection.



032-061

**Figure 5-60. Keyboard Connection**

When a key button of the keyboard matrix is pressed, the corresponding row and column lines are shorted together. To allow key press detection, all input pins (KBR) are pulled up to  $V_{CC}$  and all output pins (KBC) are driven low.


Any action on a button generates an interrupt to the sequencer.

The decoding sequence is written to allow detection of simultaneous press actions on several key buttons.

The keyboard interface can be used with a smaller keyboard area than  $8 \times 8$ . To use a  $6 \times 6$  keyboard, KBR(6) and KBR(7) must be tied high to prevent any scanning process distribution.

### 5.9 Clock Specifications

The TPS65950 includes several I/O clock pins. The TPS65950 has two sources of high-stability clock signals: the external high-frequency clock (HFCLKIN) input and an onboard 32-kHz oscillator (an external 32-kHz signal can be provided). [Figure 5-61](#) is an overview of the clocks.



032-062

Figure 5-61. Clock Overview

### 5.9.1 Features

The TPS65950 accepts two sources of high-stability clock signals:

- 32KXIN/32KXOUT: Onboard 32-kHz crystal oscillator (an external 32-kHz input clock can be provided)
- HFCLKIN: External high-frequency clock (19.2, 26, or 38.4 MHz).

The TPS65950 can provide:

- 32KCLKOUT digital output clock
- HFCLKOUT digital output clock with the same frequency as the HFCLKIN input clock

### 5.9.2 Input Clock Specifications

The clock system accepts two input clock sources:

- 32-kHz crystal oscillator clock or sinusoidal/squared clock
- HFCLKIN high-frequency input clock

#### 5.9.2.1 Clock Source Requirements

Table 5-79 lists the input clock requirements.

**Table 5-79. TPS65950 Input Clock Source Requirements**


Pad	Clock Frequency	Stability	Duty Cycle
32KXIN 32KXOUT	32.768 kHz	Crystal	±30 ppm
		Square wave	–
		Sine wave	–
HFCLKIN	19.2, 26, 38.4 MHz	Square wave	±150 ppm
		Sine wave	–

(1) HFCLK duty cycle and frequency is not altered by the internal circuit. The input clock accuracy must match that of the system requirement, for example, OMAP device.

#### 5.9.2.2 High-Frequency Input Clock

HFCLKIN is the high-frequency input clock. It can be a square- or sine-wave input clock. If a square-wave input clock is provided, it is recommended to switch the block to bypass mode when possible to avoid loading the clock.

Figure 5-62 shows the HFCLKIN clock distribution.



032-063


**Figure 5-62. HFCLKIN Clock Distribution**

When a device needs a clock signal other than 32.768 kHz, it makes a clock request and activates the CLKREQ pin. As a result, the TPS65950 immediately sets CLKEN to 1 to warn the clock provider in the system about the clock request and starts a timer (maximum of 5.2 ms using the 32.768-kHz clock). When the timer expires, the TPS65950 opens a gated clock, the timer automatically reloads the defined value, and a high-frequency output clock signal is available through the HFCLKOUT pin. The output drive of HFCLKOUT is programmable (minimum load 10 pF, maximum load 40 pF) and must be at 40 pF by default.

With a register setting, the mirroring of CLKEN can be enabled on CLKEN2. When this mirroring feature is not enabled, CLKEN2 can be used as a GP output controlled through I<sup>2</sup>C accesses.

CLKREQ, when enabled, has a weak pulldown resistor to support the wired-OR clock request.

Figure 5-63 shows an example of the wired-OR clock request.



032-064

Figure 5-63. Example of Wired-OR Clock Request

**NOTE**

The timer default value must be the worst case (10 ms) for the clock providers. For legacy or workaround support, the signals NSLEEP1 and NSLEEP2 can also be used as a clock request even if it is not their primary goal. By default, this feature is disabled and must be enabled individually by setting the register bits associated with each signal.

When the external clock signal is present on the HFCLKIN ball, it is possible to use this clock instead of the internal RC oscillator and then synchronize the system on the same clock. The RC oscillator can then go to idle mode.

Table 5-80 lists the input clock electrical characteristics of the HFCLKIN input clock.

**Table 5-80. HFCLKIN Input Clock Electrical Characteristics**

Parameter	Configuration Mode Slicer	Min	Typ	Max	Unit
Frequency		19, 26, or 38.4			MHz
Startup time	LP/HP (sine wave)			4	$\mu$ s
Input dynamic range	LP/HP (sine wave)	0.3	0.7	1.45	$V_{PP}$
	BP/PD (square wave)	0		$1.8^5$ (1)	
Current consumption	LP			175	$\mu$ A
	HP			235	
	BP/PD			39	nA
Harmonic content of input signal (with 0.7- $V_{PP}$ amplitude): second component	LP/HP (sine wave)			-25	dBc
Voltage input high ( $V_{IH}$ )	BP (square wave)	1			V
Voltage input low ( $V_{IL}$ )	BP (square wave)			0.6	V

(1) Bypass input max voltage is the same as the maximum voltage provided for the I/O interface (IO.1P8V).


Table 5-81 lists the input clock timing requirements of the HFCLKIN input clock when the source is a square wave.

**Table 5-81. HFCLKIN Square Input Clock Timing Requirements With Slicer in Bypass**

Name	Parameter	Description	Min	Typ	Max	Unit
CH0	$1/t_{C(HFCLKIN)}$	Frequency, HFCLKIN	19.2, 26, or 38.4			MHz
CH1	$t_{W(HFCLKIN)}$	Pulse duration, HFCLKIN low or high	$0.45 \cdot t_{C(HFCLKIN)}$		$0.55 \cdot t_{C(HFCLKIN)}$	ns
CH3	$t_{R(HFCLKIN)}$	Rise time, HFCLKIN <sup>(1)</sup>			5	ns
CH4	$t_{F(HFCLKIN)}$	Fall time, HFCLKIN <sup>(1)</sup>			5	ns

(1) Default drive capability is 40 pF.

Figure 5-64 shows the timing of the HFCLKIN squared input clock.


**Figure 5-64. HFCLKIN Squared Input Clock****5.9.2.3 32-kHz Input Clock**

A 32.768-kHz input clock (often abbreviated to 32-kHz) generates the clocks for the RTC. It has a low-jitter mode where the current consumption increases for lower jitter. It is possible to use the 32-kHz input clock with an external crystal or clock source. Depending on the mode, the 32K oscillator is configured as being either:

- An external 32.768-kHz crystal through the 32KXIN/32KXOUT balls (see [Figure 5-65](#)). This configuration is available for master mode only (for more information, see [Section 4.7, Timing Requirements and Switching Characteristics](#)).
- An external square or sine wave of 32.768 kHz through 32KXIN with amplitude of 1.8 or 1.85 V (see [Figure 5-67](#), [Figure 5-68](#), and [Figure 5-69](#)). This configuration is available for master and slave modes (for more information, see [Section 4.7, Timing Requirements and Switching Characteristics](#)).

**5.9.2.3.1 External Crystal Description**

[Figure 5-65](#) is a block diagram of the 32-kHz oscillator with crystal in master mode.



032-066

NOTE: Switches close by default and open only if register access enables very-low-power mode when VBAT < 2.7 V.

**Figure 5-65. 32-kHz Oscillator Block Diagram In Master Mode With Crystal**

CXIN and CXOUT represent the total capacitance of the printed circuit board (PCB) and components, excluding the crystal. Their values depend on the datasheet of the crystal, the internal capacitors, and the parallel capacitor. The frequency of the oscillations depends on the value of the capacitors. The crystal must be in the fundamental mode of operation and parallel resonant.

**NOTE**

For the values of CXIN and CXOUT, see [Table 5-92](#).

[Table 5-82](#) lists the required electrical constraints.

**Table 5-82. Crystal Electrical Characteristics**

Parameter	Min	Typ	Max	Unit
Parallel resonance crystal frequency		32.768		kHz
Input voltage, Vin (normal mode)	1.0	1.3	1.55	V
Internal capacitor on each input (Cint)		10		pF

**Table 5-82. Crystal Electrical Characteristics (continued)**

Parameter	Min	Typ	Max	Unit
Parallel input capacitance (Cpin)			1	pF
Nominal load cap on each oscillator input CXIN and CXOUT <sup>(1)</sup>	CXIN = CXOUT = Cosc*2 – (Cint + Cpin)			pF
Pin-to-pin capacitance		1.6	1.8	pF
Crystal ESR <sup>(2)</sup>			75	kΩ
Crystal shunt capacitance, C <sub>O</sub>			1	pF
Crystal tolerance at room temperature, 25°C	–30		30	ppm
Crystal tolerance versus temperature range (–40°C to 85°C)	–200		200	ppm
Maximum drive power			1	μW
Operating drive level			0.5	μW

- (1) Nominal load capacitor on each oscillator input defined as CXIN = CXOUT = Cosc\*2 – (Cint + Cpin). Cosc is the load capacitor defined in the crystal oscillator specification, Cint is the internal capacitor, and Cpin is the parallel input capacitor.
- (2) The crystal motional resistance Rm relates to the equivalent series resistance (ESR) by the following formula:

$$ESR = R_m \left( 1 + \frac{C_O}{C_L} \right)^2$$

Measured with the load capacitance specified by the crystal manufacturer. If CXIN = CXOUT = 10 pF, then C<sub>L</sub> = 5 pF. Parasitic capacitance from the package and board must also be considered.

When selecting a crystal, the system design must consider the temperature and aging characteristics of a crystal versus the user environment and expected lifetime of the system.


Table 5-83 and Table 5-84 list the switching characteristics of the oscillator and the input requirements of the 32.768-kHz input clock, respectively. Figure 5-66 shows the crystal oscillator output in normal mode.

**Table 5-83. Base Oscillator Switching Characteristics**

Name	Parameter Description		Min	Typ	Max	Unit
f <sub>P</sub>	Oscillation frequency			32.768		kHz
t <sub>SX</sub>	Startup time				0.5	s
I <sub>DDA</sub>	Active current consumption	LOJIT <1:0> = 00			1.8	μA
		LOJIT <1:0> = 11			8	
I <sub>DDQ</sub>	Current consumption	Low battery mode (1.2 V)			1	μA
		Startup			8	

**Table 5-84. 32-kHz Crystal Input Clock Timing Requirements**

Name	Parameter Description		Min	Typ	Max	Unit
OC0	1/t <sub>C(32KHZ)</sub>	Frequency, 32 kHz		32.768		kHz
OC1	t <sub>W(32KHZ)</sub>	Pulse duration, 32 kHz low or high	0.40*t <sub>C(32KHZ)</sub>		0.60*t <sub>C(32KHZ)</sub>	μs



**Figure 5-66. 32-kHz Crystal Input**



### 5.9.2.3.2 External Clock Description

Figure 5-67 and Figure 5-68 show the 32-kHz oscillator with a 32.768-kHz square or sine signal in master and slave modes. Figure 5-69 shows an external clock source when the oscillator is configured in bypass mode. Thus, there are three configurations:

- A square- or sine-wave input can be applied to the 32KXIN pin with an amplitude of 1.85 or 1.8 V. The 32KXOUT pin can be driven to a dc value of the square- or sine-wave amplitude divided by 2. This configuration, shown in Figure 5-67, is recommended if a large load is applied on the 32KXOUT pin.
- A square- or sine-wave input can be applied to the 32KXIN pin with an amplitude of 1.85 or 1.8 V. The 32KXOUT pin can be left floating. This configuration, showed in Figure 5-68, is used if no charge is applied on the 32KXOUT pin.
- The oscillator is in bypass mode and a square-wave input can be applied to the 32KXIN pin with an amplitude of 1.8 V. The 32KXOUT pin can be left floating. This configuration, shown in Figure 5-69, is used if the oscillator is in bypass mode.






Figure 5-67. 32-kHz Oscillator Block Diagram Without Crystal Option 1



032-069

- (1) Switches close by default and open only if register access enables very-low-power mode when VBAT < 2.7 V.

**Figure 5-68. 32-kHz Oscillator Block Diagram Without Crystal Option 2**



032-070

- (1) Switches close by default and open only if register access enables very-low-power mode when VBAT < 2.7 V.

**Figure 5-69. 32-kHz Oscillator in Bypass Mode Block Diagram Without Crystal Option 3**

Table 5-85 lists the electrical constraints required by the 32-kHz input square- or sine-wave clock used.

**Table 5-85. 32-kHz Input Square- or Sine-Wave Clock Source Electrical Characteristics**

Name	Parameter Description	Min	Typ	Max	Unit
f	Frequency	32.768			kHz
C <sub>I</sub>	Input capacitance		35		pF
C <sub>FI</sub>	On-chip foot capacitance to GND on each input (see Figure 5-67, Figure 5-68, and Figure 5-69)		10		pF
V <sub>PP</sub>	Square-/sine-wave amplitude in bypass mode or not		1.8 <sup>(1)</sup>		V
V <sub>IH</sub>	Voltage input high, square wave in bypass mode	0.8			V
V <sub>IL</sub>	Voltage input low, square wave in bypass mode			0.6	V

(1) Bypass input maximum voltage is the same as the maximum voltage provided for the I/O interface.


Table 5-86 lists the input requirements of the 32-kHz square-wave input clock.

**Table 5-86. 32-kHz Square-Wave Input Clock Source Timing Requirements**

Name	Parameter	Description	Min	Typ	Max	Unit
CK0	1/t <sub>C(32KHZ)</sub>	Frequency, 32 kHz	32.768			MHz
CK1	t <sub>W(32KHZ)</sub>	Pulse duration, 32 kHz low or high	0.45*t <sub>C(32KHZ)</sub>		0.55*t <sub>C(32KHZ)</sub>	μs
CK3	t <sub>R(32KHZ)</sub>	Rise time, 32 kHz <sup>(1)</sup>			0.1*t <sub>C(32KHZ)</sub>	μs
CK4	t <sub>F(32KHZ)</sub>	Fall time, 32 kHz <sup>(1)</sup>			0.1*t <sub>C(32KHZ)</sub>	μs

(1) The capacitive load is 30 pF.

Figure 5-70 shows the timing of the 32-kHz square- or sine-wave input clock.



**Figure 5-70. 32-kHz Square- or Sine-Wave Input Clock**


### 5.9.3 Output Clock Specifications

The TPS65950 provides two output clocks:

- 32KCLKOUT
- HFCLKOUT

#### 5.9.3.1 32KCLKOUT Output Clock

Figure 5-71 is a block diagram of the 32.768-kHz clock output.



032-072

**Figure 5-71. 32.768-kHz Clock Output Block Diagram**

The TPS65950 has an internal 32.768-kHz oscillator connected to an external 32.768-kHz crystal through the 32KXIN/32KXOUT balls or an external digital 32.768-kHz clock through the 32KXIN input (see [Figure 5-71](#)). The TPS65950 also generates a 32.768-kHz digital clock through the 32KCLKOUT pin and can broadcast it externally to the application processor or any other devices. The 32KCLKOUT clock is broadcast by default in the TPS65950 active mode, but can be disabled if it is not used.

The 32.768-kHz clock (or signal) also clocks the RTC embedded in the TPS65950. The RTC is not enabled by default. The host processor must set the correct date and time and enable the RTC.

The 32KCLKOUT output buffer can drive several devices (up to a 40-pF load). At startup, the 32.768-kHz output clock (32KCLKOUT) must be stabilized (frequency/duty cycle) before the signal output. Depending on the startup condition, this can delay the startup sequence.

[Table 5-87](#) lists the electrical characteristics of the 32KCLKOUT output clock.

**Table 5-87. 32KCLKOUT Output Clock Electrical Characteristics**

Name	Parameter Description	Min	Typ	Max	Unit
f	Frequency		32.768		kHz
C <sub>L</sub>	Load capacitance			40	pF
V <sub>OUT</sub>	Output clock voltage, depending on output reference level IO_1P8 (see <a href="#">Section 3</a> )		1.8 <sup>(1)</sup>		V
V <sub>OH</sub>	Voltage output high	V <sub>OUT</sub> - 0.45		V <sub>OUT</sub>	V
V <sub>OL</sub>	Voltage output low	0		0.45	V

(1) The output voltage depends on output reference level, which is IO\_1P8 (see [Section 3, Terminal Description](#)).

[Table 5-88](#) lists the timing characteristics of the 32KCLKOUT output clock. [Figure 5-72](#) shows the waveform of the 32KCLKOUT output clock.


**Table 5-88. 32KCLKOUT Output Clock Switching Characteristics**

Name	Parameter	Description	Min	Typ	Max	Unit
CK0	1/t <sub>C(32KCLKOUT)</sub>	Frequency		32.768		MHz
CK1	t <sub>W(32KCLKOUT)</sub>	Pulse duration, 32KCLKOUT low or high	0.40*t <sub>C(32KCLKOUT)</sub>		0.60*t <sub>C(32KCLKOUT)</sub>	ns

**Table 5-88. 32KCLKOUT Output Clock Switching Characteristics (continued)**

Name	Parameter	Description	Min	Typ	Max	Unit
CK2	$t_{R(32KCLKOUT)}$	Rise time, 32KCLKOUT <sup>(1)</sup>			16	ns
CK3	$t_{F(32KCLKOUT)}$	Fall time, 32KCLKOUT <sup>(1)</sup>			16	ns

(1) The output capacitive load is 30 pF.



**Figure 5-72. 32KCLKOUT Output Clock**

### 5.9.3.2 HFCLKOUT Output Clock

Table 5-89 lists the electrical characteristics of the HFCLKOUT output clock.

**Table 5-89. HFCLKOUT Output Clock Electrical Characteristics**

Name	Parameter Description	Min	Typ	Max	Unit
f	Frequency	19.2, 26, or 38.4			MHz
C <sub>L</sub>	Load capacitance			30	pF
V <sub>OUT</sub>	Output clock voltage, depending on output reference level IO_1P8 (see Section 3)		1.8 <sup>(1)</sup>		V
V <sub>OH</sub>	Voltage output high	V <sub>OUT</sub> – 0.45		V <sub>OUT</sub>	V
V <sub>OL</sub>	Voltage output low	0		0.45	V

(1) The output voltage depends on output reference level, which is IO\_1P8 (see Section 3).


Table 5-90 lists the timing characteristics of the HFCLKOUT output clock.

**Table 5-90. HFCLKOUT Output Clock Switching Characteristics**

Name	Parameter	Description	Min	Typ	Max	Unit
CHO1	$1/t_{C(HFCLKOUT)}$	Frequency	19.2, 26, or 38.4			MHz
CHO2	$t_{W(HFCLKOUT)}$	Pulse duration, HFCLKOUT low or high	$0.40 \cdot t_{C(HFCLKOUT)}$		$0.60 \cdot t_{C(HFCLKOUT)}$	ns
CHO3	$t_{R(HFCLKOUT)}$	Rise time, HFCLKOUT <sup>(1)</sup>			2.6	ns
CHO4	$t_{F(HFCLKOUT)}$	Fall time, HFCLKOUT <sup>(1)</sup>			2.6	ns

(1) The output capacitive load is 30 pF.


Figure 5-73 shows the waveform of the HFCLKOUT output clock.



**Figure 5-73. HFCLKOUT Output Clock**

### 5.9.3.3 Output Clock Stabilization Time

Figure 5-74 shows the 32KCLKOUT and HFCLKOUT clock stabilization time.



NOTE: Tstartup, Delay1, and Delay2 depend on the boot mode (see Section 5.1.5, Power Management).

NOTE: Ensure that the high frequency oscillator start-up time is in spec for the boot mode used. During power-up the internal delay, Delay1 above is fixed (5.2 ms and 5.3 ms depending on boot mode). The start-up time for the oscillator must be less than the fixed delay.

Figure 5-74. 32KCLKOUT and HFCLKOUT Clock Stabilization Time

Figure 5-75 shows the behavior of HFCLKOUT.




Figure 5-75. HFCLKOUT Behavior

## 5.10 Debouncing Time

Table 5-91 lists the debouncing functions.

Table 5-91. Debouncing Time

Debouncing Functions	Block	Programmable	Debouncing Time	Default
Main battery charged threshold (<3.2 V)	Battery monitoring	No	580 $\mu$ s	580 $\mu$ s
Main battery low threshold detection (<2.7 V)		No	60 $\mu$ s	60 $\mu$ s
Main battery plug detection (with charger connected)		No	60 $\mu$ s	60 $\mu$ s
Charger unplug detection <sup>(1)</sup>	BCI (automatic charge)	No	1 x 50 ms	1 x 50 ms
Charger plug detection <sup>(1)</sup>	BCI	No	9 x 50 ms	9 x 50 ms
Debouncing functions interrupt generation debounce for charger plug	Power	No	125.6 $\mu$ s	125.6 $\mu$ s
USB plug detection/VBUS precharge (same debouncing as charger plug) <sup>(1)</sup>	BCI	No	9 x 50 ms	9 x 50 ms
Battery presence plug/unplug <sup>(1)</sup>	BCI	No	9 x 50 ms	9 x 50 ms
Battery thermistor in/out of range <sup>(1)</sup>	BCI	No	4 x 50 ms	4 x 50 ms


(1) According to the capture of the event, debouncing time can vary between 50 ms and 50 ms + dT (dT included in 0 < dT > 50 ms).

Figure 5-76 shows and explains this possible variation of the debouncing time.

Table 5-91. Debouncing Time (continued)

Debouncing Functions	Block	Programmable	Debouncing Time	Default
Plug/unplug detection VBUS <sup>(2)</sup>	USB	Yes	0 to 250 ms (32/32,468-second steps)	28 ms
Plug/unplug detection ID <sup>(3)</sup>	USB	Yes	0 to 250 ms (32/32,468-second steps)	50 ms
Debouncing functions interrupt generation debounce for VBUS and ID <sup>(4)</sup>	Power	Yes	0 to 250 ms	30 ms
Hot-die detection	Thermistor	No	60 $\mu$ s	60 $\mu$ s
Thermal shutdown detection		No	60 $\mu$ s	60 $\mu$ s
PWRON <sup>(5)</sup>	Start/stop button	No	31.25 ms	31.25 ms
NRESWARM	Button reset	No	60 $\mu$ s	60 $\mu$ s
SIM card plug/unplug	GPIO	Yes	0 or 30 ms $\pm$ 1 ms	0 ms
Headset detection (plug/unplug)	GPIO	Yes	0 or 30 ms $\pm$ 1 ms	0 ms
MMC1/2 (plug/unplug)	GPIO	Yes	0 or 30 ms $\pm$ 1 ms	0 ms

- (2) Programmable in the VBUS\_DEBOUNCE register
- (3) Programmable in the ID\_DEBOUNCE register
- (4) Programmable in the RESERVED\_E[2:0] CFG\_VBUSDEB register
- (5) The PWRON signal is debounced 1024 x CLK32K (maximum 1026 x CLK32K) falling edge in master mode.



032-084

Figure 5-76. Debouncing Sequence Chronogram Example

Event 1 is correctly debounced after 50 ms. Event 2 is debounced after 50 ms + dT because the capture of the event is considered after the next rising edge of the 50-ms clock.

## 5.11 External Components

Table 5-92 lists the external components of the TPS65950.

**Table 5-92. TPS65950 External Components**

Function	Component	Reference	Value	Note	Link
<b>Power Supplies</b>					
VDD1	Capacitor	C <sub>VDD1.IN</sub>	10 $\mu$ F	Range $\pm$ 50% ESR minimum = 1 m $\Omega$ ESR maximum = 20 m $\Omega$ Taiyo Yuden: JMK212BJ106KD	Figure 5-1
	Capacitor	C <sub>VDD1.OUT</sub>	10 $\mu$ F	Range $\pm$ 50% ESR minimum = 1 m $\Omega$ ESR maximum = 20 m $\Omega$ Taiyo Yuden: JMK212BJ106KD	
	Inductor	L <sub>VDD1</sub>	1 $\mu$ H	Range $\pm$ 30% DCR maximum = 100 m $\Omega$	
VDD2	Capacitor	C <sub>VDD2.IN</sub>	10 $\mu$ F	Range $\pm$ 50% ESR minimum = 1 m $\Omega$ ESR maximum = 20 m $\Omega$ Taiyo Yuden: JMK212BJ106KD	Figure 5-1
	Capacitor	C <sub>VDD2.OUT</sub>	10 $\mu$ F	Range $\pm$ 50% ESR minimum = 1 m $\Omega$ ESR maximum = 20 m $\Omega$ Taiyo Yuden: JMK212BJ106KD	
	Inductor	L <sub>VDD2</sub>	1 $\mu$ H	Range $\pm$ 30% DCR maximum = 100 m $\Omega$	
VIO	Capacitor	C <sub>VIO.IN</sub>	10 $\mu$ F	Range $\pm$ 50% ESR minimum = 1 m $\Omega$ ESR maximum = 20 m $\Omega$ Taiyo Yuden: JMK212BJ106KD	Figure 5-1
	Capacitor	C <sub>VIO.OUT</sub>	10 $\mu$ F	Range $\pm$ 50% ESR minimum = 1 m $\Omega$ ESR maximum = 20 m $\Omega$ Taiyo Yuden: JMK212BJ106KD	
	Inductor	L <sub>VIO</sub>	1 $\mu$ H	Range $\pm$ 30% DCR maximum = 100 m $\Omega$	
VRUSB_3V	Capacitor	C <sub>VUSB.3P1</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 300 m $\Omega$	Figure 5-1 Figure 5-48
VRUSB_1V5	Capacitor	C <sub>VINTUSB1P5.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	Figure 5-1 Figure 5-48
VRUSB_1V8	Capacitor	C <sub>VINTUSB1P8.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	Figure 5-1 Figure 5-48
VDAC	Capacitor	C <sub>VDAC.IN</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	Figure 5-1
	Capacitor	C <sub>VDAC.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	
VPLLA3R	Capacitor	C <sub>VPLLA3R.IN</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	Figure 5-1
VPLL1	Capacitor	C <sub>VPLL1.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	Figure 5-1
VPLL2/VDSI.CSI	Capacitor	C <sub>VPLL2.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	Figure 5-1



**Table 5-92. TPS65950 External Components (continued)**

Function	Component	Reference	Value	Note	Link
VMC1	Capacitor	C <sub>VMC1.IN</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
	Capacitor	C <sub>VMC1.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	
VMC2	Capacitor	C <sub>VMC2.IN</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
	Capacitor	C <sub>VMC2.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	
VSIM	Capacitor	C <sub>VSIM.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
VAUX12S	Capacitor	C <sub>VAUX12S.IN</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
VAUX1	Capacitor	C <sub>VAUX1.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
VAUX2	Capacitor	C <sub>VAUX2.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
VAUX3	Capacitor	C <sub>VAUX3.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
VAUX4	Capacitor	C <sub>VAUX4.IN</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
	Capacitor	C <sub>VAUX4.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	
VINT	Capacitor	C <sub>VINT.IN</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
VINTANA1	Capacitor	C <sub>VINTANA1.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
VINTANA2	Capacitor	C <sub>VINTANA2.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
VINTDIG	Capacitor	C <sub>VINTDIG.OUT</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-1</a>
VBAT.USB	Capacitor	C <sub>VBAT.USB</sub>	1 $\mu$ F	Range: 0.3 to 2.7 $\mu$ F ESR minimum = 20 m $\Omega$ ESR maximum = 600 m $\Omega$	<a href="#">Figure 5-48</a>
USB CP	Capacitor	C <sub>VBUS.FC</sub>	2.2 $\mu$ F $\pm$ 40%	ESR maximum = 20 m $\Omega$	<a href="#">Figure 5-48</a>
	Capacitor	C <sub>VBUS.IN</sub>	10 $\mu$ F		
	Capacitor	C <sub>VBUS</sub>	4.7 $\mu$ F $\pm$ 40%	ESR maximum = 20 m $\Omega$	

**Table 5-92. TPS65950 External Components (continued)**

Function	Component	Reference	Value	Note	Link
<b>MCPC</b>					
	Capacitor	C <sub>TXAF</sub>	0.1 μF		Figure 5-48
	Capacitor	C <sub>RXAF</sub>	1 μF		
	Resistor	R <sub>RTSO</sub>	22 Ω/100 Ω		
	Diode	D <sub>CTSI1</sub>		NNCD5.6J	
	Diode	D <sub>CTSI2</sub>		NNCD5.6J	
	Diode	D <sub>RTSO1</sub>		NNCD5.6J	
	Diode	D <sub>RTSO2</sub>		NNCD5.6J	
<b>32.768 kHz</b>					
	Capacitor	C <sub>XIN</sub>	10 pF	Range: 9 to 12.5 pF	Figure 5-65
	Capacitor	C <sub>XOUT</sub>	10 pF		
	Quartz	X <sub>32.768kHz</sub>	32.768 kHz	±30 ppm (at 25°C) ±200 ppm (–40°C to 85°C)	
<b>Audio</b>					
Earpiece	Capacitor	C <sub>EAR</sub>	100 pF		Figure 5-15
8-Ω hands-free right	Ferrite bead	L <sub>HFR.M</sub>		NEC: N2012ZPS121	Figure 5-17
	Ferrite bead	L <sub>HFR.P</sub>		NEC: N2012ZPS121	
	Capacitor	C <sub>HFR</sub>	1 μF		
	Capacitor	C <sub>HFR.M</sub>	1 nF		
	Capacitor	C <sub>HFR.P</sub>	1 nF		
8-Ω hands-free left	Ferrite bead	L <sub>HFL.M</sub>		NEC: N2012ZPS121	Figure 5-17
	Ferrite bead	L <sub>HFL.P</sub>		NEC: N2012ZPS121	
	Capacitor	C <sub>HFL</sub>	1 μF		
	Capacitor	C <sub>HFL.M</sub>	1 nF		
	Capacitor	C <sub>HFL.P</sub>	1 nF		
Headset left	Capacitor	C <sub>S</sub>	22 μF/47 μF		Figure 5-19 through Figure 5-22
	Resistor	R <sub>S</sub>	0 to 33 Ω		
	Capacitor	C <sub>I</sub>	47 pF		
Headset right	Capacitor	C <sub>S</sub>	22 μF/47 μF		Figure 5-19 through Figure 5-22
	Resistor	R <sub>S</sub>	0 to 33 Ω		
	Capacitor	C <sub>I</sub>	47 pF		
Headset microphone	Capacitor	C <sub>HM.M</sub>	100 nF		Figure 5-19 through Figure 5-22
	Capacitor	C <sub>HM.P</sub>	100 nF		
	Capacitor	C <sub>HM.O</sub>	47 pF		
	Resistor	R <sub>B</sub> + R <sub>SB</sub>	2.2 kΩ/2.7 kΩ		
	Capacitor	C <sub>B</sub>	0 to 200 pF	If greater than 200 pF, a serial resistor is required for bias stability.	
External class-D predriver left	Capacitor	C <sub>P.L.O</sub>	50 pF		Figure 5-24
	Capacitor	C <sub>P.L</sub>	1 μF		
	Resistor	R <sub>P.L</sub>	>15 kΩ		
	Resistor	R <sub>P.L.M</sub>	>15 kΩ		
	Resistor	R <sub>P.L.O</sub>	10 kΩ		
	Capacitor	C <sub>P.L.M</sub>	1 μF		

**Table 5-92. TPS65950 External Components (continued)**

Function	Component	Reference	Value	Note	Link
External class-D predriver right	Capacitor	C <sub>PR.O</sub>	50 pF		<a href="#">Figure 5-24</a>
	Capacitor	C <sub>PR</sub>	1 μF		
	Resistor	R <sub>PR</sub>	>15 kΩ		
	Resistor	R <sub>PR.M</sub>	>15 kΩ		
	Resistor	R <sub>PR.O</sub>	10 kΩ		
	Capacitor	C <sub>PR.M</sub>	1 μF		
Vibrator H-bridge	Ferrite bead	L <sub>V.M</sub>		BLM18BD221S1N	<a href="#">Figure 5-25</a>
	Ferrite bead	L <sub>V.P</sub>		BLM18BD221S1N	
	Capacitor	C <sub>V.V</sub>	1 μF		
	Capacitor	C <sub>V.M</sub>	1 nF		
	Capacitor	C <sub>V.P</sub>	1 nF		
Main microphone (pseudodifferential mode)	Capacitor	C <sub>MM.M</sub>	100 nF		<a href="#">Figure 5-32</a>
	Capacitor	C <sub>MM.P</sub>	100 nF		
	Capacitor	C <sub>MM.O</sub>	47 pF		
	Resistor	R <sub>MM.O</sub>	~500 Ω		
	Resistor	R <sub>MM.MP</sub>	~1.7 kΩ		
	Capacitor	C <sub>MM.B</sub>	0 to 200 pF	If greater than 200 pF, a serial resistor is required for bias stability.	
Submicrophone (pseudodifferential mode)	Capacitor	C <sub>MS.M</sub>	100 nF		<a href="#">Figure 5-32</a>
	Capacitor	C <sub>MS.P</sub>	100 nF		
	Capacitor	C <sub>MS.O</sub>	47 pF		
	Resistor	R <sub>MS.O</sub>	~500 Ω		
	Resistor	R <sub>MS.MP</sub>	~1.7 kΩ		
	Capacitor	C <sub>MS.B</sub>	0 to 200 pF	If greater than 200 pF, a serial resistor is required for bias stability.	
Main microphone (differential mode)	Capacitor	C <sub>MM.M</sub>	100 nF		<a href="#">Figure 5-33</a>
	Capacitor	C <sub>MM.P</sub>	100 nF		
	Capacitor	C <sub>MM.PM</sub>	47 pF		
	Capacitor	C <sub>MM.O</sub>	47 pF		
	Capacitor	C <sub>MM.GM</sub>	47 pF		
	Capacitor	C <sub>MM.GP</sub>	47 pF		
	Resistor	R <sub>MM.BP</sub>	1 kΩ		
	Resistor	R <sub>MM.GM</sub>	1 kΩ		
	Capacitor	C <sub>MM.B</sub>	0 to 200 pF	If greater than 200 pF, a serial resistor is required for bias stability.	
Submicrophone (differential mode)	Capacitor	C <sub>MS.M</sub>	100 nF		<a href="#">Figure 5-33</a>
	Capacitor	C <sub>MS.P</sub>	100 nF		
	Capacitor	C <sub>MS.PM</sub>	47 pF		
	Capacitor	C <sub>MS.O</sub>	47 pF		
	Capacitor	C <sub>MS.GM</sub>	47 pF		
	Capacitor	C <sub>MS.GP</sub>	47 pF		
	Resistor	R <sub>MS.BP</sub>	1 kΩ		
	Resistor	R <sub>MS.GM</sub>	1 kΩ		
	Capacitor	C <sub>MS.B</sub>	0 to 200 pF	If greater than 200 pF, a serial resistor is required for bias stability.	
VMIC1	Capacitor	C <sub>VMIC1.OUT</sub>	1 μF	Range: 0.3 to 3.3 μF ESR minimum = 20 mΩ ESR maximum = 600 mΩ	

**Table 5-92. TPS65950 External Components (continued)**

Function	Component	Reference	Value	Note	Link			
VMIC2	Capacitor	C <sub>VMIC2.OUT</sub>	1 μF	Range: 0.3 to 3.3 μF ESR minimum = 20 mΩ ESR maximum = 600 mΩ				
Silicon microphone	Capacitor	C <sub>SM</sub>	1 μF		Figure 5-36			
	Capacitor	C <sub>SM.P</sub>	100 nF					
	Capacitor	C <sub>SM.M</sub>	100 nF					
	Capacitor	C <sub>SM.PG</sub>	47 nF					
	Resistor	R <sub>SM</sub>	>500 Ω					
Auxiliary left	Capacitor	C <sub>AUXL</sub>	100 nF		Figure 5-37			
	Capacitor	C <sub>AUXL.M</sub>	47 pF					
Auxiliary right	Capacitor	C <sub>AUXR</sub>	100 nF					
	Capacitor	C <sub>AUXR.M</sub>	47 pF					
<b>LED Driver</b>								
	Resistor	R <sub>LED.A</sub>	120 Ω	Required for each LED	Figure 5-59			
	Resistor	R <sub>LED.B</sub>	160 kΩ	Required for each LED				
<b>Battery Charger</b>								
ICTLAC1	Capacitor	C <sub>COMPAC</sub>	100 nF		Figure 5-54 Figure 5-55			
	Resistor	R <sub>SCOMPAC</sub>	51 Ω		Figure 5-54 Figure 5-55			
	FET	T <sub>AC</sub>	FDJ1027P	Fairchild	Figure 5-54 Figure 5-55			
	Resistor	R <sub>LimitAC</sub>	700 kΩ		Figure 5-54 Figure 5-55			
	FET	T <sub>3</sub>	FDY100PZ		Figure 5-55			
	Capacitor	C <sub>3</sub>	1 nF		Figure 5-55			
	Resistor	R <sub>3</sub>	100 kΩ		Figure 5-55			
ICTLUSB1	Capacitor	C <sub>COMPUSB</sub>	100 nF		Figure 5-54			
	Resistor	R <sub>SCOMPUSB</sub>	51 Ω					
	FET	T <sub>USB</sub>	FDJ1027P	Fairchild				
	Resistor	R <sub>LimitUSB</sub>	500 kΩ					
VPRECH	Capacitor	C <sub>PRECH</sub>	1 μF		Figure 5-54			
VCCS	Resistor	R <sub>S</sub>	220 mΩ		Figure 5-54			
BCI AUTO	Resistor	R <sub>BCI.AUTO</sub>	<10 kΩ >140 kΩ	For more information, see Table 5-71.	Figure 5-56			
VBAT	Capacitor	C <sub>CV</sub>	80 μF		Figure 5-54			
<b>I<sup>2</sup>C Bus—External Pullup</b>								
I <sup>2</sup> C SmartReflex	Resistor	R <sub>PSR.SDA</sub>	Pullups for various bus capacitances (C <sub>L</sub> ) and I <sup>2</sup> C speeds (standard, fast, and HS) If C <sub>L</sub> = 10 pF: Standard = 118 kΩ, Fast = 35.4 kΩ, HS = 4.7 kΩ If C <sub>L</sub> = 12 pF: Standard = 98.3 kΩ, Fast = 29.5 kΩ, HS = 3.9 kΩ If C <sub>L</sub> = 50 pF: Standard = 23.6 kΩ, Fast = 7.1 kΩ, HS = 940 Ω If C <sub>L</sub> = 100 pF: Standard = 11.8 kΩ, Fast = 3.54 kΩ, HS = 470 Ω If C <sub>L</sub> ≤ 12 pF, there is no need for an external pullup; the internal 3-kΩ pullup can be used. If an external pullup is used, disable the internal 3-kΩ pullup (reference the GPPUPDCTR1 register; see the TRM).					
	Resistor	R <sub>PSR.SCL</sub>						
I <sup>2</sup> C control	Resistor	R						
	Resistor	R <sub>CNTL.SCL</sub>						
Section 4.7.3								

## 6 Device and Documentation Support

### 6.1 Device Support

#### 6.1.1 Development Support

TI offers an extensive line of development tools, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE).

The following products support development of the TPS65950 device applications:

**Software Development Tools:** Code Composer Studio™ Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS™), which provides the basic run-time target software needed to support any TPS65950 device application.

**Hardware Development Tools:** Extended Development System (XDS™) Emulator

#### 6.1.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, *TPS65950*). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

<b>P</b>	Prototype (X), preproduction (P), or qualified/production device (blank). A blank in the symbol or part number is collapsed so there are no gaps between characters.
<b>A</b>	Mask set version descriptor (initial silicon = blank, first silicon revision = A, second silicon revision = B, ...). Initial silicon version is ES1.0; first revision can be named ES2.0, ES1.1, or ES1.01, depending on the level of change. Note: Device name is a maximum of 10 characters.
<b>YM</b>	Year month
<b>LLLLS</b>	Lot code
<b>\$</b>	Fab planning code


"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *ZXN*) and the temperature range (for example, blank is the default commercial temperature range).

For orderable part numbers of *TPS65950* devices in the *ZXN* package types, see the Package Option Addendum of this document, the TI website ([www.ti.com](http://www.ti.com)), or contact your TI sales representative.



**Figure 6-1. Device Nomenclature**

## 6.2 Documentation Support

The following documents describe the *TPS65950* device. Copies of these documents are available on the Internet at [www.ti.com](http://www.ti.com).

## 6.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**[TI E2E™ Online Community](#)** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**[TI Embedded Processors Wiki](#)** *Texas Instruments Embedded Processors Wiki*. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

## 6.4 Trademarks

SmartReflex, OMAP, E2E are trademarks of Texas Instruments.  
Bluetooth is a registered trademark of Bluetooth SIG, Inc.

## 6.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 6.6 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from Disclosing party under this Agreement, or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

## 6.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 6.8 Additional Acronyms

Additional acronyms used in this data sheet are described below.

ADC	Analog-to-digital converter
ALC	Automatic level control
ARIB	Association of Radio Industries and Businesses
ASIC	Application-specific integrated circuit
BCI	Battery charger interface
BGA	Ball grid array
BT	Bluetooth
BW	Signal bandwidth
CMOS	Complementary metal oxide semiconductor
Codec	Coder/decoder
CMT	Cellular mobile telephone
CPU	Central processing unit
DAC	Digital-to-analog converter
DBB	Digital baseband
DCR	Direct current (dc) resistance
DM	Data manual
DSP	Digital signal processor
DVFS	Dynamic voltage and frequency scaling
ESD	Electrostatic discharge
ESR	Equivalent series resistance
FET	Field effect transistor
FSR	Full-scale range
GP	General-purpose

GPIO	General-purpose input/output
hiZ	High impedance
HS	High speed or high security
HW	Hardware
I <sup>2</sup> C	Inter-integrated circuit
I <sup>2</sup> S	Inter-IC sound
IC	Integrated circuit
ICN	Idle channel noise
ID	Identification
IDDQ	Direct drain quiescent current
IF	Interface
IO or I/O	Input/output
JTAG	Joint Test Action Group, IEEE 1149.1 standard
LED	Light emitting diode
LDO	Low-dropout regulator
LJF	Left-justified format
LS	Low speed
MADC	Monitoring analog-to-digital converter
MCPC	Mobile Computing Promotion Consortium
MEMS	Micro-electrical-mechanical system
NA, N/A	Not applicable
NRZI	Nonreturn to zero inverted
OCP	Open-core protocol
OTG	On-the-go
PBGA	Plastic ball grid array
PCB	Printed circuit board
PCM	Pulse-code modulation
PD	Pulldown
PDM	Pulse density modulated
PFM	Pulse frequency modulation
PLL	Phase-locked loop
PMOS	Portable media operating system
POL	Polarity
POR	Power-on reset
PSRR	Power supply ripple rejection
PU	Pullup
PWL	Pulse-width length
PWT	Pulse-width time
PWM	Pulse-width modulation
RFID	Radio frequency identification



RJF	Right-justified format
RTC	Real-time clock
RX	Receive
SDI	Serial display Interface
SMPS	Switch-mode power supply
SNR	Signal-to-noise ratio
SRP	Secure remote password
SW	Software
SYNC/SYNCHRO	Synchronization
SYS	System
TAP	Test access port
TBD	To be defined
TDM	Time division multiplexing
THRU	Feed through
TRM	Technical reference manual
TX	Transmit
UART	Universal asynchronous receiver/transmitter
ULPI	UTMI+ low pin interface
UPR	Uninterrupted power rail
USB	Universal serial bus
UTMI	USB transceiver macrocell interface

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65950A2ZXN	ACTIVE	NFBGA	ZXN	209	260	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS65950A2	<a href="#">Samples</a>
TPS65950A2ZXNR	ACTIVE	NFBGA	ZXN	209	2000	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS65950A2	<a href="#">Samples</a>
TPS65950A3ZXN	ACTIVE	NFBGA	ZXN	209	260	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS65950A3	<a href="#">Samples</a>
TPS65950A3ZXNR	ACTIVE	NFBGA	ZXN	209	2000	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS65950A3	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65950A2ZXNR	NFBGA	ZXN	209	2000	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q1
TPS65950A3ZXNR	NFBGA	ZXN	209	2000	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65950A2ZXNR	NFBGA	ZXN	209	2000	336.6	336.6	31.8
TPS65950A3ZXNR	NFBGA	ZXN	209	2000	336.6	336.6	31.8

**TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
TPS65950A2ZXN	ZXN	NFBGA	209	260	10 x 26	150	315	135.9	7620	11.8	10	10.35
TPS65950A3ZXN	ZXN	NFBGA	209	260	10 x 26	150	315	135.9	7620	11.8	10	10.35

ZXN (S-PBGA-N209)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. This is a lead-free solder ball design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated