

FEATURES

- 16-bit resolution with no missing codes**
- Throughput: 1 MSPS**
- Low power dissipation**
 - 7.0 mW at 1 MSPS (V_{DD1} and V_{DD2} only)**
 - 12.0 mW at 1 MSPS (total)**
 - 140 μ W at 10 kSPS**
- INL: ± 0.5 LSB typical, ± 2.0 LSB maximum**
- SINAD: 93.5 dB at 1 kHz**
- THD: -112 dB at 1 kHz**
- True differential analog input range: $\pm V_{REF}$**
 - 0 V to V_{REF} with V_{REF} between 2.4 V to 5.1 V**
 - Allows use of any input range**
 - Easy to drive with the [ADA4941-1](#)**
- No pipeline delay**
- Single-supply 2.5 V operation with 1.8 V/2.5 V/3 V/5 V logic interface**
- Serial port interface (SPI)/QSPI/MICROWIRE/DSP compatible**
- 20-lead QSOP package**
- Wide operating temperature range: -40°C to $+125^{\circ}\text{C}$**

APPLICATIONS

- Battery-powered equipment**
- Communications**
- Automated test equipment (ATE)**
- Data acquisition**
- Medical instrumentation**
- Redundant measurement**
- Simultaneous sampling**

GENERAL DESCRIPTION

The [AD7903](#) is a dual 16-bit, successive approximation, analog-to-digital converter (ADC) that operates from a single power supply, V_{DDx} , per ADC. It contains two low power, high speed, 16-bit sampling ADCs and a versatile serial port interface (SPI). On the $CNVx$ rising edge, the [AD7903](#) samples the voltage difference between the $INx+$ and $INx-$ pins. The voltages on these pins usually swing in opposite phases between 0 V and V_{REF} . The externally applied reference voltage of the $REFx$ pins (V_{REF}) can be set independently from the supply voltage pins, V_{DDx} . The power of the device scales linearly with throughput.

Using the $SDIx$ inputs, the SPI-compatible serial interface can also daisy-chain multiple ADCs on a single 3-wire bus and provide an optional busy indicator. It is compatible with 1.8 V, 2.5 V, 3 V, or 5 V logic, using the separate $VIOx$ supplies.

The [AD7903](#) is available in a 20-lead QSOP package with operation specified from -40°C to $+125^{\circ}\text{C}$.

Table 1. MSOP 14-/16-/18-Bit PuSAR[®] ADCs

| Bits | 100 kSPS | 250 kSPS | 400 kSPS to 500 kSPS | 1000 kSPS | ADC Driver |
|------|--|--|---|---|--|
| 18 | | AD7691 ¹ | AD7690 ¹ | AD7982 ¹ | ADA4941-1 ADA4841-x |
| 16 | AD7680 AD7683 AD7684 | AD7685 ¹ AD7687 ¹ AD7694 | AD7686 ¹ AD7688 ¹ AD7693 ¹ | AD7980 ¹ AD7903 AD7902 | ADA4941-1 ADA4841-x |
| 14 | AD7940 | AD7942 ¹ | AD7946 ¹ | | |

¹ Pin-for-pin compatible.


FUNCTIONAL BLOCK DIAGRAM


Figure 1.

Rev. B

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 781.329.4700 ©2013–2014 Analog Devices, Inc. All rights reserved.
[Technical Support](#) www.analog.com

TABLE OF CONTENTS

| | | | |
|--|----|---|----|
| Features | 1 | Analog Inputs..... | 15 |
| Applications..... | 1 | Driver Amplifier Choice | 16 |
| General Description | 1 | Single-to-Differential Driver | 16 |
| Functional Block Diagram | 1 | Voltage Reference Input | 17 |
| Revision History | 2 | Power Supply..... | 17 |
| Specifications..... | 3 | Digital Interface | 17 |
| Timing Specifications | 5 | $\overline{\text{CS}}$ Mode | 18 |
| Absolute Maximum Ratings..... | 6 | Chain Mode | 22 |
| ESD Caution..... | 6 | Applications Information | 24 |
| Pin Configuration and Function Descriptions..... | 7 | Simultaneous Sampling | 24 |
| Typical Performance Characteristics | 8 | Functional Safety Considerations | 25 |
| Terminology | 13 | Layout..... | 26 |
| Theory of Operation | 14 | Evaluating Performance of the AD7903..... | 26 |
| Circuit Information..... | 14 | Outline Dimensions | 27 |
| Converter Operation..... | 14 | Ordering Guide | 27 |
| Typical Connection Diagram..... | 15 | | |

REVISION HISTORY

8/14—Rev. A to Rev. B

| | |
|---|----|
| Changed Standby Current Unit from nA to μA | 4 |
| Changes to Power Supply Section | 17 |

1/14—Rev. 0 to Rev. A

| | |
|--|----|
| Change to Gain Error Temperature Drift Parameter | 3 |
| Changes to Figure 12..... | 9 |
| Changes to Figure 17 and Figure 20..... | 10 |
| Changes to Figure 28..... | 11 |

12/13—Revision 0: Initial Version

SPECIFICATIONS

$V_{DD} = 2.5\text{ V}$, $V_{IO} = 2.3\text{ V}$ to 5.5 V , $V_{REF} = 5\text{ V}$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.¹

Table 2.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
|--|---|-------------------------------|----------------------|------------------------|-----------------------|
| RESOLUTION | | 16 | | | Bits |
| ANALOG INPUT | | | | | |
| Voltage Range | $IN_{x+} - IN_{x-}$ | $-V_{REF}$ | | $+V_{REF}$ | V |
| Absolute Input Voltage | IN_{x+} , IN_{x-} | -0.1 | | $V_{REF} + 0.1$ | V |
| Common-Mode Input Range | IN_{x+} , IN_{x-} | $V_{REF} \times 0.475$ | $V_{REF} \times 0.5$ | $V_{REF} \times 0.525$ | V |
| Analog Input CMRR | $f_{IN} = 450\text{ kHz}$ | | 67 | | dB |
| Leakage Current at 25°C | Acquisition phase | | 200 | | nA |
| Input Impedance | | See the Analog Inputs section | | | |
| ACCURACY | | | | | |
| No Missing Codes | | 16 | | | Bits |
| Differential Nonlinearity Error | $V_{REF} = 5\text{ V}$ | -1.0 | ± 0.4 | $+1.0$ | LSB ² |
| | $V_{REF} = 2.5\text{ V}$ | | ± 0.7 | | LSB ² |
| Integral Nonlinearity Error | $V_{REF} = 5\text{ V}$ | -2.0 | ± 0.5 | $+2.0$ | LSB ² |
| | $V_{REF} = 2.5\text{ V}$ | | ± 0.4 | | LSB ² |
| Transition Noise | $V_{REF} = 5\text{ V}$ | | 0.75 | | LSB ² |
| | $V_{REF} = 2.5\text{ V}$ | | 1.2 | | LSB ² |
| Gain Error ³ | T_{MIN} to T_{MAX} | -0.04 | ± 0.006 | $+0.04$ | % FS |
| Gain Error Temperature Drift | | | 0.19 | | ppm/ $^\circ\text{C}$ |
| Gain Error Match ³ | T_{MIN} to T_{MAX} | | 0.0 | 0.025 | % FS |
| Offset Error ³ | T_{MIN} to T_{MAX} | -0.5 | ± 0.015 | $+0.5$ | mV |
| Offset Temperature Drift | | | 0.3 | | ppm/ $^\circ\text{C}$ |
| Offset Error Match ³ | T_{MIN} to T_{MAX} | | 0.05 | 1.0 | mV |
| Power Supply Sensitivity | $V_{DD} = 2.5\text{ V} \pm 5\%$ | | ± 0.1 | | LSB ² |
| THROUGHPUT | | | | | |
| Conversion Rate | $V_{IO} \geq 2.3\text{ V}$ up to 85°C , $V_{IO} \geq 3.3\text{ V}$ above 85°C , up to 125°C | 0 | | 1 | MSPS |
| Transient Response | Full-scale step | | | 290 | ns |
| AC ACCURACY | | | | | |
| Dynamic Range | $V_{REF} = 5\text{ V}$ | | 95.5 | | dB ⁴ |
| | $V_{REF} = 2.5\text{ V}$ | | 92.5 | | dB ⁴ |
| Oversampled Dynamic Range | $f_{OUT} = 10\text{ kSPS}$ | | 113.5 | | dB ⁴ |
| Signal-to-Noise Ratio (SNR) | $f_{IN} = 1\text{ kHz}$, $V_{REF} = 5\text{ V}$ | 92 | 94 | | dB ⁴ |
| | $f_{IN} = 1\text{ kHz}$, $V_{REF} = 2.5\text{ V}$ | 89 | 91 | | dB ⁴ |
| Spurious-Free Dynamic Range (SFDR) | $f_{IN} = 1\text{ kHz}$ | | -115 | | dB ⁴ |
| Total Harmonic Distortion (THD) | $f_{IN} = 1\text{ kHz}$ | | -112 | | dB ⁴ |
| Signal-to-(Noise + Distortion) (SINAD) | $f_{IN} = 1\text{ kHz}$, $V_{REF} = 5\text{ V}$ | 91.5 | 93.5 | | dB ⁴ |
| | $f_{IN} = 1\text{ kHz}$, $V_{REF} = 2.5\text{ V}$ | 88.5 | 90.5 | | dB ⁴ |
| Channel-to-Channel Isolation | $f_{IN} = 10\text{ kHz}$ | | -120 | | dB ⁴ |

¹ In this data sheet, the voltages for the VDDx, VIOx, and REFx pins are indicated by VDD, VIO, and VREF, respectively.

² With the 5 V input range, 1 LSB = 152.6 μV . With the 2.5 V input range, 1 LSB = 76.3 μV .

³ See the Terminology section. These specifications include full temperature range variation, but they do not include the error contribution from the external reference.

⁴ All specifications in decibels (dB) are referred to a full-scale input FSR. Although these parameters are referred to full scale, they are tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

$V_{DD} = 2.5\text{ V}$, $V_{IO} = 2.3\text{ V}$ to 5.5 V , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted.¹

Table 3.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
|--------------------------------|---|---------------------|-----------------|----------------------|------------------|
| REFERENCE | | | | | |
| Voltage Range | | 2.4 | | 5.1 | V |
| Load Current | 1 MSPS, $V_{REF} = 5\text{ V}$, each ADC | | 330 | | μA |
| SAMPLING DYNAMICS | | | | | |
| -3 dB Input Bandwidth | | | 10 | | MHz |
| Aperture Delay | $V_{DD} = 2.5\text{ V}$ | | 2.0 | | ns |
| Aperture Delay Match | $V_{DD} = 2.5\text{ V}$ | | 2.0 | | ns |
| DIGITAL INPUTS | | | | | |
| Logic Levels | | | | | |
| V_{IL} | $V_{IO} > 3\text{ V}$ | -0.3 | | $+0.3 \times V_{IO}$ | V |
| | $V_{IO} \leq 3\text{ V}$ | -0.3 | | $+0.1 \times V_{IO}$ | V |
| V_{IH} | $V_{IO} > 3\text{ V}$ | $0.7 \times V_{IO}$ | | $V_{IO} + 0.3$ | V |
| | $V_{IO} \leq 3\text{ V}$ | $0.9 \times V_{IO}$ | | $V_{IO} + 0.3$ | V |
| I_{IL} | | -1 | | +1 | μA |
| I_{IH} | | -1 | | +1 | μA |
| DIGITAL OUTPUTS | | | | | |
| Data Format | | | Twos complement | | Bits |
| Pipeline Delay | No delay; conversion results available immediately after conversion is complete | | | 0 | Samples |
| V_{OL} | $I_{SINK} = +500\ \mu\text{A}$ | | | 0.4 | V |
| V_{OH} | $I_{SOURCE} = -500\ \mu\text{A}$ | $V_{IO} - 0.3$ | | | V |
| POWER SUPPLIES | | | | | |
| V_{DDx} | | 2.375 | 2.5 | 2.625 | V |
| V_{IOx} | Specified performance | 2.3 | | 5.5 | V |
| V_{IOx} Range | Full Range | 1.8 | | 5.5 | V |
| I_{VDDx} | Each ADC | | 1.4 | 1.6 | mA |
| I_{VIOx} | Each ADC | | 0.2 | 0.45 | mA |
| Standby Current ^{2,3} | V_{DD} and $V_{IO} = 2.5\text{ V}$, 25°C | | 0.35 | | μA |
| Power Dissipation | 10 kSPS throughput | | 140 | | μW |
| | 1 MSPS throughput | | 12.0 | 16 | mW |
| VDD Only | | | 7.0 | | mW |
| REF Only | | | 3.3 | | mW |
| VIO Only | | | 1.7 | | mW |
| Energy per Conversion | | | 7.0 | | nJ/sample |
| TEMPERATURE RANGE ⁴ | | | | | |
| Specified Performance | T_{MIN} to T_{MAX} | -40 | | +125 | $^\circ\text{C}$ |

¹ In this data sheet, the voltages for the V_{DDx} , V_{IOx} , and $REFx$ pins are indicated by V_{DD} , V_{IO} , and V_{REF} , respectively.

² With all digital inputs forced to V_{IOx} or to ground as required.

³ During the acquisition phase.

⁴ Contact Analog Devices, Inc., for the extended temperature range.

TIMING SPECIFICATIONS

-40°C to +125°C, $V_{DD} = 2.37\text{ V to }2.63\text{ V}$, $V_{IO} = 2.3\text{ V to }5.5\text{ V}$, unless otherwise stated. See Figure 2 and Figure 3 for load conditions.

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit |
|--|---------------|------|-----|-----|------|
| Conversion Time (CNVx Rising Edge to Data Available) | t_{CONV} | 500 | | 710 | ns |
| Acquisition Time | t_{ACQ} | 290 | | | ns |
| Time Between Conversions | t_{CYC} | | | | |
| VIOx Above 2.3 V | | 1000 | | | ns |
| CNVx Pulse Width (\overline{CS} Mode) | t_{CNVH} | 10 | | | ns |
| SCKx Period (\overline{CS} Mode) | t_{SCK} | | | | |
| VIOx Above 4.5 V | | 10.5 | | | ns |
| VIOx Above 3 V | | 12 | | | ns |
| VIOx Above 2.7 V | | 13 | | | ns |
| VIOx Above 2.3 V | | 15 | | | ns |
| SCKx Period (Chain mode) | t_{SCK} | | | | |
| VIOx Above 4.5 V | | 11.5 | | | ns |
| VIOx Above 3 V | | 13 | | | ns |
| VIOx Above 2.7 V | | 14 | | | ns |
| VIOx Above 2.3 V | | 16 | | | ns |
| SCKx Low Time | t_{SCKL} | 4.5 | | | ns |
| SCKx High Time | t_{SCKH} | 4.5 | | | ns |
| SCKx Falling Edge to Data Remains Valid | t_{HSDO} | 3 | | | ns |
| SCKx Falling Edge to Data Valid Delay | t_{DSDO} | | | | |
| VIOx Above 4.5 V | | | | 9.5 | ns |
| VIOx Above 3 V | | | | 11 | ns |
| VIOx Above 2.7 V | | | | 12 | ns |
| VIOx Above 2.3 V | | | | 14 | ns |
| CNVx or SDIx Low to SDOx, D15 (MSB) Valid (\overline{CS} Mode) | t_{EN} | | | | |
| VIOx Above 3 V | | | | 10 | ns |
| VIOx Above 2.3 V | | | | 15 | ns |
| CNVx or SDIx High or Last SCKx Falling Edge to SDOx High Impedance (\overline{CS} Mode) | t_{DIS} | | | 20 | ns |
| SDIx Valid Setup Time from CNVx Rising Edge (\overline{CS} Mode) | $t_{SSDICNV}$ | 5 | | | ns |
| SDIx Valid Hold Time from CNVx Rising Edge (\overline{CS} Mode) | $t_{HSDICNV}$ | 2 | | | ns |
| SCKx Valid Setup Time from CNVx Rising Edge (Chain Mode) | $t_{SSCKCNV}$ | 5 | | | ns |
| SCKx Valid Hold Time from CNVx Rising Edge (Chain Mode) | $t_{HSCKCNV}$ | 5 | | | ns |
| SDIx Valid Setup Time from SCKx Falling Edge (Chain Mode) | $t_{SSDISCK}$ | 2 | | | ns |
| SDIx Valid Hold Time from SCKx Falling Edge (Chain Mode) | $t_{HSDISCK}$ | 3 | | | ns |
| SDIx High to SDOx High (Chain Mode with Busy Indicator) | $t_{DSDOSDI}$ | | | 15 | ns |





Figure 2. Load Circuit for Digital Interface Timing



¹FOR $V_{IOx} \leq 3.0\text{V}$, $X = 90$ AND $Y = 10$; FOR $V_{IOx} > 3.0\text{V}$, $X = 70$ AND $Y = 30$.
²MINIMUM V_{IH} AND MAXIMUM V_{IL} USED. SEE SPECIFICATIONS FOR DIGITAL INPUTS PARAMETER IN TABLE 3.

ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Rating |
|--------------------------------|--|
| Analog Inputs | |
| INx+, INx- to GND ¹ | -0.3 V to V _{REF} + 0.3 V or ±10 mA |
| Supply Voltage | |
| REFx, VIOx to GND | -0.3 V to +6.0 V |
| VDDx to GND | -0.3 V to +3.0 V |
| VDDx to VIOx | +3 V to -6 V |
| Digital Inputs to GND | -0.3 V to V _{IO} + 0.3 V |
| Digital Outputs to GND | -0.3 V to V _{IO} + 0.3 V |
| Storage Temperature Range | -65°C to +150°C |
| Junction Temperature | 150°C |
| Lead Temperatures | |
| Vapor Phase (60 sec) | 255°C |
| Infrared (15 sec) | 260°C |

¹ See the Analog Inputs section for an explanation of INx+ and INx-.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Type ¹ | Description |
|---------|------------|-------------------|---|
| 1, 6 | REF1, REF2 | AI | Reference Input Voltage. The REF _x range is 2.4 V to 5.1 V. These pins are referred to the GND pin, and decouple each pin closely to the GND pin with a 10 μF capacitor. |
| 2, 7 | VDD1, VDD2 | P | Power Supplies. |
| 3, 8 | IN1+, IN2+ | AI | Differential Positive Analog Inputs. |
| 4, 9 | IN1-, IN2- | AI | Differential Negative Analog Inputs. |
| 5, 10 | GND | P | Power Supply Ground. |
| 11, 16 | CNV2, CNV1 | DI | Conversion Inputs. These inputs have multiple functions. On the leading edge, they initiate conversions and select the interface mode of the device: chain mode or active low chip select (\overline{CS}) mode. In \overline{CS} mode, the SDO _x pins are enabled when the CNV _x pins are low. In chain mode, the data must be read when the CNV _x pins are high. |
| 12, 17 | SDO2, SDO1 | DO | Serial Data Outputs. The conversion result is output on these pins. The conversion result is synchronized to SCK _x . |
| 13, 18 | SCK2, SCK1 | DI | Serial Data Clock Inputs. When the device is selected, the conversion results are shifted out by these clocks. |
| 14, 19 | SDI2, SDI1 | DI | Serial Data Inputs. These inputs provide multiple functions. They select the interface mode of the ADC, as follows: \overline{CS} mode is selected if the SDI _x pins are high during the CNV _x rising edge. In this mode, either SDI _x or CNV _x can enable the serial output signals when low. If SDI _x or CNV _x is low when the conversion is complete, the busy indicator feature is enabled. |
| 15, 20 | VIO2, VIO1 | P | Input/Output Interface Digital Power. Nominally at the same supply as the host interface (2.5 V or 3.3 V). |

¹ AI = analog input, DI = digital input, DO = digital output, and P = power.

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{DD} = 2.5\text{ V}$, $V_{REF} = 5.0\text{ V}$, $V_{IO} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, $f_{SAMPLE} = 1\text{ MSPS}$, unless otherwise noted.




Figure 5. Integral Nonlinearity vs. Code, $V_{REF} = 5\text{ V}$




Figure 8. Differential Nonlinearity vs. Code, $V_{REF} = 5\text{ V}$




Figure 6. Integral Nonlinearity vs. Code, $V_{REF} = 2.5\text{ V}$




Figure 9. Differential Nonlinearity vs. Code, $V_{REF} = 2.5\text{ V}$




Figure 7. FFT Plot, $V_{REF} = 5\text{ V}$




Figure 10. FFT Plot, $V_{REF} = 2.5\text{ V}$




Figure 11. Histogram of a DC Input at the Code Center, $V_{REF} = 5 V$




Figure 14. Histogram of a DC Input at the Code Center, $V_{REF} = 2.5 V$




Figure 12. Histogram of a DC Input at the Code Transition, $V_{REF} = 5 V$




Figure 15. SNR vs. Input Level




Figure 13. SNR, SINAD, and ENOB vs. Reference Voltage




Figure 16. THD, SFDR vs. Reference Voltage




Figure 17. SINAD vs. Input Frequency

11755-417




Figure 20. THD vs. Input Frequency

11755-420




Figure 18. SNR vs. Temperature

11755-418




Figure 21. THD vs. Temperature

11755-421




Figure 19. Operating Currents of Each ADC vs. VDD Supply Voltage

11755-060




Figure 22. Operating Currents of Each ADC vs. Sample RateCr

11755-422




Figure 23. Operating Currents of Each ADC vs. Temperature




Figure 26. Power-Down Current of Each ADC vs. Temperature




Figure 24. Offset Error vs. Temperature




Figure 27. Offset Error Match vs. Temperature




Figure 25. Gain Error vs. Temperature




Figure 28. Gain Error Match vs. Temperature




Figure 29. Channel-to-Channel Isolation vs. Temperature

11755-429




Figure 30. Channel-to-Channel Isolation vs. Input Frequency

11755-430

TERMINOLOGY

Integral Nonlinearity Error (INL)

INL refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs $\frac{1}{2}$ LSB before the first code transition. Positive full scale is defined as a level $1\frac{1}{2}$ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight.

Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Offset Error

Offset error is the difference between the ideal midscale voltage (that is, 0 V) and the actual voltage producing the midscale output code (that is, 0 LSB).

Offset Error Match

It is the difference in offsets, expressed in millivolts between the channels of a multichannel converter. It is computed with the following equation:

$$\text{Offset Matching} = \text{VOFFSET}_{MAX} - \text{VOFFSET}_{MIN}$$

where:

VOFFSET_{MAX} is the most positive offset error.

VOFFSET_{MIN} is the most negative offset error.

Offset matching is usually expressed in millivolts with the full-scale input range stated in the product data sheet.

Gain Error

The first transition (from 100 ... 00 to 100 ... 01) should occur at a level $\frac{1}{2}$ LSB above nominal negative full scale (-4.999981 V for the ± 5 V range). The last transition (from 011 ... 10 to 011 ... 11) occurs for an analog voltage that is $\frac{1}{2}$ LSB below the nominal full scale (4.999943 V for the ± 5 V range). The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

Gain Error Match

It is the ratio of the maximum full scale to the minimum full scale of a multichannel ADC. It is expressed as a percentage of full scale using the following equation:

$$\text{Gain Matching} = \left(\frac{\text{FSR}_{MAX} - \text{FSR}_{MIN}}{\text{FSR}_{MAX} + \text{FSR}_{MIN}} \right) \times 100\%$$

where:

FSR_{MAX} is the most positive gain error of the ADC.

FSR_{MIN} is the most negative gain error.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD by the following formula:

$$\text{ENOB} = (\text{SINAD}_{dB} - 1.76)/6.02$$

ENOB is expressed in bits.

Noise Free Code Resolution

Noise free code resolution is the number of bits beyond which it is impossible to distinctly resolve individual codes. It is calculated as follows:

$$\text{Noise Free Code Resolution} = \log_2(2^N/\text{Peak-to-Peak Noise})$$

Noise free code resolution is expressed in bits.

Effective Resolution

Effective resolution is calculated as follows:

$$\text{Effective Resolution} = \log_2(2^N/\text{RMS Input Noise})$$

Effective resolution is expressed in bits.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels (dB).

Dynamic Range

Dynamic range is the ratio of the rms value of the full scale to the total rms noise measured with the inputs shorted together. The value for dynamic range is expressed in decibels (dB). It is measured with a signal at -60 dBFS to include all noise sources and DNL artifacts.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels (dB).

Signal-to-(Noise + Distortion) (SINAD) Ratio

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels (dB).

Aperture Delay

Aperture delay is the measure of the acquisition performance. It is the time between the rising edge of the CNVx input and when the input signal is held for a conversion.

Transient Response

Transient response is the time required for the ADC to accurately acquire its input after a full-scale step function is applied.

THEORY OF OPERATION




Figure 31. ADC Simplified Schematic

CIRCUIT INFORMATION

The AD7903 is a fast, low power, precise, dual 16-bit ADC using a successive approximation architecture.

The AD7903 is capable of simultaneously converting 1,000,000 samples per second (1 MSPS) and powers down between conversions. When operating at 10 kSPS, for example, it typically consumes 70 μ W per ADC, making it ideal for battery-powered applications.

The AD7903 provides the user with an on-chip track-and-hold and does not exhibit any pipeline delay or latency, making it ideal for multichannel multiplexed applications.

The AD7903 can be interfaced to any 1.8 V to 5 V digital logic family. It is available in a 20-lead QSOP that allows flexible configurations.

The device is pin-for-pin compatible with the pseudo differential, 16-bit AD7902.

CONVERTER OPERATION

The AD7903 is a dual successive approximation ADC based on a charge redistribution DAC. Figure 31 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary-weighted capacitors, which are connected to the two comparator inputs.

During the acquisition phase of each ADC, terminals of the array tied to the input of the comparator are connected to GND via SWx+ and SWx-. All independent switches are connected to the analog inputs. Therefore, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the INx+ and INx- inputs. When the acquisition phase is complete and the CNVx input goes high, a conversion phase is initiated. When the conversion phase begins, SWx+ and SWx- are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the INx+ and INx- inputs, captured at the end of the acquisition phase, is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and REFx,

the comparator input varies by binary-weighted voltage steps ($V_{REF}/2$, $V_{REF}/4$... $V_{REF}/65,536$). The control logic toggles these switches, starting with the MSB, to bring the comparator back into a balanced condition. After the completion of this process, the part returns to the acquisition phase, and the control logic generates the ADC output code and a busy signal indicator.

Because the AD7903 has an on-board conversion clock, the serial clock, SCKx, is not required for the conversion process.

Transfer Functions

The ideal transfer characteristic for the AD7903 is shown in Figure 32 and Table 7.




Figure 32. ADC Ideal Transfer Function

Table 7. Output Codes and Ideal Input Voltages

| Description | Analog Input, $V_{REF} = 5\text{ V}$ | Digital Output Code (Hex) |
|------------------|---|------------------------------|
| FSR - 1 LSB | +4.999962 V | 0x7FFF ¹ |
| Midscale + 1 LSB | +38.15 μ V | 0x0001 |
| Midscale | 0 V | 0x0000 |
| Midscale - 1 LSB | -38.15 μ V | 0xFFFF |
| -FSR + 1 LSB | -4.999962 V | 0x8001 |
| -FSR | -5 V | 0x8000 ² |

¹ This is also the code for an overranged analog input ($V_{IN+} - V_{IN-}$ above $V_{REF} - V_{GND}$).

² This is also the code for an underranged analog input ($V_{IN+} - V_{IN-}$ below V_{GND}).

TYPICAL CONNECTION DIAGRAM

Figure 35 shows an example of the recommended connection diagram for the AD7903 when multiple supplies are available.

ANALOG INPUTS

Figure 33 shows an equivalent circuit of the input structure of the AD7903.

The two diodes, D1 and D2, provide ESD protection for the analog inputs, IN_{x+} and IN_{x-}. The analog input signal must never exceed the reference input voltage (V_{REF}) by more than 0.3 V. If the analog input signal exceeds this level, the diodes become forward biased and start conducting current. These diodes can handle a forward-biased current of 130 mA maximum.

However, if the supplies of the input buffer (for example, the supplies of the ADA4841-1 in Figure 35) are different from those of the V_{REF}, the analog input signal may eventually exceed the supply rails by more than 0.3 V. In such a case (for example, an input buffer with a short circuit), the current limitation can be used to protect the device.




Figure 33. Equivalent Analog Input Circuit

The analog input structure allows for the sampling of the differential signal between IN_{x+} and IN_{x-}. By using these differential inputs, signals common to both inputs, and within the allowable common-mode input range, are rejected.





Figure 34. Analog Input CMRR vs. Frequency

During the acquisition phase, the impedance of the analog inputs (IN_{x+} or IN_{x-}) can be modeled as a parallel combination of the C_{PIN} capacitor and the network formed by the series connection of R_{IN} and C_{IN}. C_{PIN} is primarily the pin capacitance. R_{IN} is typically 400 Ω and is a lumped component composed of serial resistors and the on resistance of the switches. C_{IN} is typically 30 pF and is mainly the ADC sampling capacitor.

During the sampling phase, where the switches are closed, the input impedance is limited to C_{PIN}. R_{IN} and C_{IN} make a one-pole, low-pass filter that reduces undesirable aliasing effects and limits noise.

When the source impedance of the driving circuit is low, the AD7903 can be driven directly. Large source impedances significantly affect the ac performance, especially THD. The dc performances are less sensitive to the input impedance. The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency.



- ¹SEE THE VOLTAGE REFERENCE INPUT SECTION FOR REFERENCE SELECTION.
- ²C_{REF} IS USUALLY A 10µF CERAMIC CAPACITOR (X5R). SEE RECOMMENDED LAYOUT IN FIGURE 54.
- ³SEE THE DRIVER AMPLIFIER CHOICE SECTION.
- ⁴OPTIONAL FILTER. SEE THE ANALOG INPUTS SECTION.

Figure 35. Typical Application Diagram with Multiple Supplies

DRIVER AMPLIFIER CHOICE

Although the AD7903 is easy to drive, the driver amplifier must meet the following requirements:

- The noise generated by the driver amplifier must be kept as low as possible to preserve the SNR and transition noise performance of the AD7903. The noise from the driver is filtered by the one-pole, low-pass filter of the AD7903 analog input circuit, made by R_{IN} and C_{IN} or by the external filter, if one is used. Because the typical noise of the AD7903 is 40 $\mu\text{V rms}$, the SNR degradation due to the amplifier is

$$SNR_{LOSS} = 20 \log \left(\frac{40}{\sqrt{40^2 + \frac{\pi}{2} f_{-3dB} (Ne_N)^2}} \right)$$

where:

f_{-3dB} is the input bandwidth, in megahertz, of the AD7903 (10 MHz) or the cutoff frequency of the input filter, if one is used.

N is the noise gain of the amplifier (for example, gain = 1 in buffer configuration; see Figure 35).

e_N is the equivalent input noise voltage of the op amp, in $\text{nV}/\sqrt{\text{Hz}}$.

- For ac applications, the driver must have a THD performance that is commensurate with the AD7903.
- For multichannel, multiplexed applications, the driver amplifier and the AD7903 analog input circuit must settle for a full-scale step onto the capacitor array at a 16-bit level (0.0015%, 15 ppm). In the amplifier data sheet, settling at 0.1% to 0.01% is more commonly specified. This may differ significantly from the settling time at a 16-bit level. Be sure to verify the settling time prior to driver selection.

Table 8. Recommended Driver Amplifiers

| Amplifier | Typical Application |
|----------------|---|
| ADA4941-1 | Very low noise, low power, single to differential |
| ADA4841-x | Very low noise, small, and low power |
| AD8021 | Very low noise and high frequency |
| AD8022 | Low noise and high frequency |
| OP184 | Low power, low noise, and low frequency |
| AD8655 | 5 V single supply, low noise |
| AD8605, AD8615 | 5 V single supply, low power |

SINGLE-TO-DIFFERENTIAL DRIVER

For applications using a single-ended analog signal, either bipolar or unipolar, the ADA4941-1 single-ended-to-differential driver allows a differential input to the device. The schematic is shown in Figure 36.

$R1$ and $R2$ set the attenuation ratio between the input range and the ADC range (V_{REF}). $R1$, $R2$, and C_F are chosen depending on the desired input resistance, signal bandwidth, antialiasing, and noise contribution. For example, for the $\pm 10\text{ V}$ range with a 4 k Ω impedance, $R1 = 4\text{ k}\Omega$ and $R2 = 1\text{ k}\Omega$.

$R3$ and $R4$ set the common mode on the IN_{x-} input, and $R5$ and $R6$ set the common mode on the IN_{x+} input of the ADC. The common mode must be close to $V_{REF}/2$. For example, for the $\pm 10\text{ V}$ range with a single supply, $R3 = 8.45\text{ k}\Omega$, $R4 = 11.8\text{ k}\Omega$, $R5 = 10.5\text{ k}\Omega$, and $R6 = 9.76\text{ k}\Omega$.




Figure 36. Single-Ended-to-Differential Driver Circuit

VOLTAGE REFERENCE INPUT

The AD7903 voltage reference input, REF, has a dynamic input impedance and must therefore be driven by a low impedance source with efficient decoupling between the REFx and GND pins, as explained in the Layout section.

When REF is driven by a very low impedance source (for example, a reference buffer using the AD8031 or the AD8605), a 10 μF (X5R, 0805 size) ceramic chip capacitor is appropriate for optimum performance.

If an unbuffered reference voltage is used, the decoupling value depends on the reference used. For instance, a 22 μF (X5R, 1206 size) ceramic chip capacitor is appropriate for optimum performance using a low temperature drift ADR43x reference.

If desired, a reference decoupling capacitor with values as small as 2.2 μF can be used with a minimal impact on performance, especially DNL.

Regardless, there is no need for an additional lower value ceramic decoupling capacitor (for example, 100 nF) between the REFx and GND pins.

POWER SUPPLY

The AD7903 uses two power supply pins per ADC: a core supply (VDDx) and a digital input/output interface supply (VIOx). VIOx allows direct interface with any logic between 1.8 V and 5.5 V. To reduce the number of supplies needed, VIOx and VDDx can be tied together. The AD7903 is independent of power supply sequencing between VIOx and VDDx. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown in Figure 37.




Figure 37. PSRR vs. Frequency

The AD7903 powers down automatically at the end of each conversion phase; therefore, the power scales linearly with the sampling rate. This makes the part ideal for low sampling rates (of even a few hertz) and low battery-powered applications.




Figure 38. Operating Currents per ADC vs. Sampling Rate

DIGITAL INTERFACE

Although the AD7903 has a reduced number of pins, it offers flexibility in its serial interface modes.

When in $\overline{\text{CS}}$ mode, the AD7903 is compatible with SPI, QSPI, digital hosts, and DSPs. In this mode, the AD7903 can use either a 3-wire or 4-wire interface. A 3-wire interface using the CNVx, SCKx, and SDOx signals minimizes wiring connections useful, for instance, in isolated applications. A 4-wire interface using the SDIx, CNVx, SCKx, and SDOx signals allows CNVx, which initiates the conversions, to be independent of the readback timing (SDIx). This is useful in low jitter sampling or simultaneous sampling applications.

When in chain mode, the AD7903 provides a daisy-chain feature using the SDIx input for cascading multiple ADCs on a single data line similar to a shift register. With the AD7903 housing two ADCs in one package, chain mode can be utilized to acquire data from both ADCs while using only one set of 4-wire user interface signals.

The mode in which the device operates depends on the SDIx level when the CNVx rising edge occurs. $\overline{\text{CS}}$ mode is selected if SDIx is high, and chain mode is selected if SDIx is low. The SDIx hold time is such that when SDIx and CNVx are connected together, chain mode is always selected.

In either mode, the AD7903 offers the option of forcing a start bit in front of the data bits. This start bit can be used as a busy signal indicator to interrupt the digital host and trigger the data reading. Otherwise, without a busy indicator, the user must time out the maximum conversion time prior to readback.

The busy indicator feature is enabled as follows:

- In $\overline{\text{CS}}$ mode if CNVx or SDIx is low when the ADC conversion ends (see Figure 42 and Figure 46).
- In chain mode if SCKx is high during the CNVx rising edge (see Figure 50).

\overline{CS} MODE

\overline{CS} Mode, 3-Wire Interface Without Busy Indicator

\overline{CS} mode, using a 3-wire interface without a busy indicator, is usually used when a single AD7903 is connected to a SPI-compatible digital host.

The connection diagram is shown in Figure 39, and the corresponding timing diagram is shown in Figure 40.

With SDIx tied to \overline{VIOx} , a rising edge on CNVx initiates a conversion, selects \overline{CS} mode, and forces SDOx to high impedance. When a conversion is initiated, it continues until completion, irrespective of the state of CNVx. This can be useful, for instance, to bring CNVx low to select other SPI devices, such as analog multiplexers.

However, to avoid generation of the busy signal indicator, CNVx must be returned high before the minimum conversion time elapses and then held high for the maximum possible conversion time. When the conversion is complete, the AD7903 enters the acquisition phase and powers down. When CNVx goes low, the MSB is automatically output onto SDOx. The remaining data bits are clocked by subsequent SCKx falling edges. The data is valid on both SCKx edges. Although the rising edge can be used to capture the data, a digital host using the falling edge of SCKx allows a faster reading rate, provided that it has an acceptable hold time. After the 16th SCKx falling edge or when CNVx goes high (whichever occurs first), SDOx returns to high impedance.




Figure 39. \overline{CS} Mode, 3-Wire Interface Without Busy Indicator Connection Diagram (SDIx High)




Figure 40. \overline{CS} Mode, 3-Wire Interface Without Busy Indicator Serial Interface Timing (SDIx High)

\overline{CS} Mode, 3-Wire Interface with Busy Indicator

\overline{CS} mode, using a 3-wire interface with a busy indicator, is usually used when a single AD7903 is connected to an SPI-compatible digital host having an interrupt input.

The connection diagram is shown in Figure 41, and the corresponding timing is shown in Figure 42.

With \overline{SDIx} tied to \overline{VIOx} , a rising edge on $CNVx$ initiates a conversion, selects \overline{CS} mode, and forces \overline{SDOx} to high impedance. \overline{SDOx} is maintained in high impedance until the completion of the conversion, irrespective of the state of $CNVx$. Prior to the minimum conversion time, $CNVx$ can be used to select other SPI devices, such as analog multiplexers, but $CNVx$ must be returned low before the minimum conversion time elapses and then held low for the maximum possible conversion time to guarantee the generation of the busy signal indicator.

When the conversion is complete, \overline{SDOx} goes from high impedance to low impedance. With a pull-up on the \overline{SDOx} line, this transition can be used as an interrupt signal to initiate the data reading controlled by the digital host. The AD7903 then enters the acquisition phase and powers down. The data bits are then clocked out, MSB first, by subsequent \overline{SCKx} falling edges. The data is valid on both \overline{SCKx} edges. Although the rising edge can be used to capture the data, a digital host using the \overline{SCKx} falling edge allows a faster reading rate, provided that it has an acceptable hold time. After the optional 17th \overline{SCKx} falling edge or when $CNVx$ goes high (whichever occurs first), \overline{SDOx} returns to high impedance.

If multiple ADCs are selected at the same time, the \overline{SDOx} output pin handles this contention without damage or induced latch-up. Meanwhile, it is recommended that this contention be kept as short as possible to limit extra power dissipation.




Figure 41. \overline{CS} Mode, 3-Wire Interface with Busy Indicator Connection Diagram (\overline{SDIx} High)




Figure 42. \overline{CS} Mode, 3-Wire Interface with Busy Indicator Serial Interface Timing (\overline{SDIx} High)

\overline{CS} Mode, 4-Wire Interface Without Busy Indicator

\overline{CS} mode, using a 4-wire interface without a busy indicator, is usually used when both ADCs within the AD7903 are connected to a SPI-compatible digital host.

See Figure 43 for an AD7903 connection diagram example. The corresponding timing diagram is shown in Figure 44.

With \overline{SDIx} high, a rising edge on $CNVx$ initiates a conversion, selects \overline{CS} mode, and forces $SDOx$ to high impedance. In this mode, $CNVx$ must be held high during the conversion phase and the subsequent data readback. (If \overline{SDIx} and $CNVx$ are low, $SDOx$ is driven low.) Prior to the minimum conversion time, \overline{SDIx} can be used to select other SPI devices, such as analog multiplexers, but \overline{SDIx} must be returned high before the

minimum conversion time elapses and then held high for the maximum possible conversion time to avoid the generation of the busy signal indicator. When the conversion is complete, the AD7903 enters the acquisition phase and powers down. Each ADC result can be read by bringing its respective \overline{SDIx} input low, which consequently outputs the MSB onto $SDOx$. The remaining data bits are then clocked by subsequent $SCKx$ falling edges. The data is valid on both $SCKx$ edges. Although the rising edge can be used to capture the data, a digital host using the $SCKx$ falling edge allows a faster reading rate, provided it has an acceptable hold time. After the 16th $SCKx$ falling edge or when \overline{SDIx} goes high (whichever occurs first), $SDOx$ returns to high impedance, and another ADC result can be read.




Figure 43. \overline{CS} Mode, 4-Wire Interface Without Busy Indicator Connection Diagram




Figure 44. \overline{CS} Mode, 4-Wire Interface Without Busy Indicator Serial Interface Timing

\overline{CS} Mode, 4-Wire Interface with Busy Indicator

\overline{CS} mode, using a 4-wire interface with a busy indicator, is usually used when an AD7903 is connected to a SPI-compatible digital host with an interrupt input. This \overline{CS} mode is also used when it is desirable to keep CNV_x , which is used to sample the analog input, independent of the signal that is used to select the data reading. This independence is particularly important in applications where low jitter on CNV_x is desired.

The connection diagram is shown in Figure 45, and the corresponding timing is given in Figure 46.

With $SDIx$ high, a rising edge on CNV_x initiates a conversion, selects \overline{CS} mode, and forces $SDOx$ to high impedance. In this mode, CNV_x must be held high during the conversion phase and the subsequent data readback. (If $SDIx$ and CNV_x are low, $SDOx$ is driven low.) Prior to the minimum conversion time,

$SDIx$ can be used to select other SPI devices, such as analog multiplexers, but $SDIx$ must be returned low before the minimum conversion time elapses and then held low for the maximum possible conversion time to guarantee the generation of the busy signal indicator. When the conversion is complete, $SDOx$ goes from high impedance to low impedance. With a pull-up on the $SDOx$ line, this transition can be used as an interrupt signal to initiate the data readback controlled by the digital host. The AD7903 then enters the acquisition phase and powers down. The data bits are then clocked out, MSB first, by subsequent SCK_x falling edges. The data is valid on both SCK_x edges. Although the rising edge can be used to capture the data, a digital host using the SCK_x falling edge allows a faster reading rate, provided that it has an acceptable hold time. After the optional 17th SCK_x falling edge or $SDIx$ going high (whichever occurs first), $SDOx$ returns to high impedance.




Figure 45. \overline{CS} Mode, 4-Wire Interface with Busy Indicator Connection Diagram




Figure 46. \overline{CS} Mode, 4-Wire Interface with Busy Indicator Serial Interface Timing

CHAIN MODE

Chain Mode Without Busy Indicator

Chain mode without a busy indicator can be used to daisy-chain both ADCs within an AD7903 on a 3-wire serial interface. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

See Figure 47 for a connection diagram example using both ADCs in an AD7903. The corresponding timing is shown in Figure 48.

When SDIx and CNVx are low, SDOx is driven low. With SCKx low, a rising edge on CNVx initiates a conversion, selects chain mode, and disables the busy indicator. In this mode, CNVx is

held high during the conversion phase and the subsequent data readback. When the conversion is complete, the MSB is output onto SDOx and the AD7903 enters the acquisition phase and powers down. The remaining data bits stored in the internal shift register are clocked by subsequent SCKx falling edges. For each ADC, SDIx feeds the input of the internal shift register and is clocked by the SCKx falling edge. Each ADC in the chain outputs its data MSB first, and $16 \times N$ clocks are required to read back the N ADCs. The data is valid on both SCKx edges. Although the rising edge can be used to capture the data, a digital host using the SCKx falling edge allows a faster reading rate and, consequently, more AD7903 devices in the chain, provided that the digital host has an acceptable hold time. The maximum conversion rate may be reduced due to the total readback time.




Figure 47. Chain Mode Without Busy Indicator Connection Diagram




Figure 48. Chain Mode Without Busy Indicator Serial Interface Timing


Chain Mode with Busy Indicator

Chain mode with a busy indicator can also be used to daisy-chain both ADCs within an AD7903 on a 3-wire serial interface while providing a busy indicator. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with limited interfacing capacity. Data readback is analogous to clocking a shift register.

See Figure 49 for a connection diagram example using three AD7903 ADCs. The corresponding timing is shown in Figure 50.

When SDIx and CNVx are low, SDOx is driven low. With SCKx high, a rising edge on CNVx initiates a conversion, selects chain mode, and enables the busy indicator feature. In this mode, CNVx is held high during the conversion phase and the subsequent data readback. When all ADCs in the chain have completed their

conversions, the SDOx pin of the ADC closest to the digital host (see the ADC labeled ADCx in the AD7903 B box in Figure 49) is driven high. This transition on SDOx can be used as a busy indicator to trigger the data readback controlled by the digital host. The AD7903 then enters the acquisition phase and powers down. The data bits stored in the internal shift register are clocked out, MSB first, by subsequent SCKx falling edges. For each ADC, SDIx feeds the input of the internal shift register and is clocked by the SCKx falling edge. Each ADC in the chain outputs its data MSB first, and $16 \times N + 1$ clocks are required to read back the N ADCs. Although the rising edge can be used to capture the data, a digital host using the SCKx falling edge allows a faster reading rate and, consequently, more ADCs in the chain, provided that the digital host has an acceptable hold time.



- NOTES
 1. DASHED LINE DENOTED ADCs ARE WITHIN A GIVEN PACKAGE.
 2. SDI1A AND SDO1A REFER TO THE SDI1 AND SDO1 PINS IN ADC1 IN THE FIRST AD7903 OF THE CHAIN (AD7903 A). SDI2A AND SDO2A REFER TO THE SDI2 AND SDO2 PINS IN ADC2 OF AD7903 A. LIKEWISE, SDIxB AND SDOxB REFER TO THE SDIx AND SDOx PINS IN BOTH ADC1 AND ADC2 OF THE SECOND AD7903 IN THE CHAIN (AD7903 B)

Figure 49. Chain Mode with Busy Indicator Connection Diagram

11755-126




Figure 50. Chain Mode with Busy Indicator Serial Interface Timing

11755-226

APPLICATIONS INFORMATION

SIMULTANEOUS SAMPLING

By having two unique user interfaces, the AD7903 provides maximum flexibility with respect to how conversion results are accessed from the device. The AD7903 provides an option for the two user interfaces to share the convert start (CNV_x) signal from the digital host, creating a 2-channel, simultaneous sampling device. In applications such as control applications, where latency between the sampling instant and the availability of results in the digital host is critical, it is recommended that the AD7903 be configured as shown in Figure 51. This configuration allows simultaneous data reads, in addition to simultaneous sampling. However, this configuration also requires an additional data input pin on the digital host. This scenario allows the fastest throughput because it requires only 15 or 16 SCK_x falling edges (depending on the status of the busy indicator) to acquire data from the ADC.

Alternatively, for applications where simultaneous sampling is required but pins on the digital host are limited, the two user interfaces on the AD7903 can be connected in one of the daisy-chain configurations shown in Figure 47 and Figure 49. This daisy chaining allows the user to implement simultaneous sampling functionality while requiring only one digital host input pin. This scenario requires 31 or 32 SCK_x falling edges (depending on the status of the busy indicator) to acquire data from the ADC.

Figure 51 shows an example of a simultaneous sampling system using two data inputs for the digital host. The corresponding timing diagram in Figure 52 shows a CS mode, 3-wire simultaneous sampling serial interface without a busy indicator. However, any of the 3-wire or 4-wire serial interface timing options can be used.




Figure 51. Potential Simultaneous Sampling Connection Diagram




Figure 52. Potential Simultaneous Sampling Serial Interface Timing

FUNCTIONAL SAFETY CONSIDERATIONS

The AD7903 contains two physically isolated ADCs, making it ideally suited for functional safety applications. Because of this isolation, each ADC features an independent user interface, an independent reference input, an independent analog input, and independent supplies. Physical isolation renders the device suitable for taking verification/backup measurements while separating the verification ADC from the system under control.

Although the Simultaneous Sampling section describes how to operate the device in a simultaneous nature, the circuit is actually composed of two individual signal chains. This separation makes the AD7903 ideal for handling redundant measurement

applications. Implementing a signal chain with redundant ADC measurement can contribute to a no single error system. Figure 53 shows a typical functional safety application circuit consisting of a redundant measurement with the employment of monitoring the inverted signal. The inversion is applied to detect common cause failures where it is expected that the circuit output moves in the same direction during a fault condition, instead of moving in the opposite direction as expected.

In addition, the QSOP package that houses the device provides access to the leads for inspection.




Figure 53. Typical Functional Safety Block Diagram

LAYOUT

Design the printed circuit board (PCB) of the [AD7903](#) such that the analog and digital sections are separated and confined to certain areas of the board. The pinout of the [AD7903](#), with its analog signals on the left side and its digital signals on the right side, eases this task.

Avoid running digital lines under the device because these couple noise onto the die unless a ground plane under the [AD7903](#) is used as a shield. Do not run fast switching signals, such as CNVx or clocks, near analog signal paths. Avoid crossover of digital and analog signals. To avoid signal fidelity issues, take care to ensure monotonicity of digital edges in the PCB layout.

Use at least one ground plane. It can be shared between or split between the digital and analog sections. In the latter case, join the planes underneath the [AD7903](#).

The [AD7903](#) voltage reference inputs, REF1 and REF2, have a dynamic input impedance. Decouple these reference inputs with minimal parasitic inductances by placing the reference decoupling

ceramic capacitor in close proximity to (ideally, right up against) the REFx and GND pins and then connecting them with wide, low impedance traces.

Finally, decouple the power supplies, VDDx and VIOx, with ceramic capacitors, typically 100 nF. Place them in close proximity to the [AD7903](#) and connect them using short, wide traces to provide low impedance paths and to reduce the effect of glitches on the power supply lines.

See Figure 54 for an example of layout following these rules.

EVALUATING PERFORMANCE OF THE [AD7903](#)

Other recommended layouts for the [AD7903](#) are outlined in [User Guide UG-609](#). The package for the evaluation board ([EVAL-AD7903SDZ](#)) includes a fully assembled and tested evaluation board, user guide, and software for controlling the board from a PC via the [EVAL-SDP-CB1Z](#).





Figure 54. Example Layout of the [AD7903](#) (Top Layer)

11755-147

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-137-AD
 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 55. 20-Lead Shrink Small Outline Package [QSOP]
 (RQ-20)

Dimensions shown in inches and (millimeters)

08-10-2008-A

ORDERING GUIDE

| Model ¹ | Temperature Range | Package Description | Package Option | Ordering Quantity |
|--------------------|-------------------|---|----------------|-------------------|
| AD7903BRQZ | -40°C to +125°C | 20-Lead Shrink Small Outline Package (QSOP) | RQ-20 | Tube, 56 |
| AD7903BRQZ-RL7 | -40°C to +125°C | 20-Lead Shrink Small Outline Package (QSOP) | RQ-20 | Reel, 1,000 |
| EVAL-AD7903SDZ | | Evaluation Board | | |
| EVAL-SDP-CB1Z | | Controller Board | | |

¹ Z = RoHS Compliant Part.

NOTES