

# AU5426: 4 Differential and 1 LVCMOS Output Ultra Low Jitter High Performance Buffer

## General Description

The AU5426 is a 4 differential output and 1 LVCMOS output ultra low-jitter clock, fan-out buffer, intended to be used in low jitter, high frequency clock/data distribution. The low impedance LVCMOS outputs are designed to drive 50  $\Omega$  series or parallel terminated transmission lines.

The buffer can choose a clock input from primary, secondary or crystal source. The primary and secondary clock sources can be single ended or fully differential. The selected clock is distributed to 4 Differential and 1 LVCMOS output drivers.

The AU5426 operates from a 3.3 V/2.5 V core supply and 3.3 V/2.5 V output supply. HCSL and LVCMOS output driver can be operated at 1.8 V. The core supply and output supply are independent of each other and no supply sequencing is required.

### Nomenclature:

AU5426: 32 pin, 5 mm x 5 mm, WQFN

### Applications:

- Carrier Ethernet
- 5G Wireless Basestations, 5G Small Cells

## Features

- Additive jitter performance of 50 fs RMS.
- Typical output skew between clock outputs is 30 ps
- Level translation with core supply voltage of 3.3 V/2.5 V and 3.3 V/2.5 V output supply for differential output drivers.
- 1.8V output supply support for LVCMOS and HCSL driver.
- The device inputs consist of primary, secondary and crystal inputs.
- The inputs are selected by programming input select pins of AU5426. The input clock receiver in AU5426 can accept LVPECL, LVDS, LVCMOS, SSTL, HCSL and OSC waveforms.
- Input frequencies are supported from DC to 2100 MHz are supported on primary and secondary inputs.
- Crystal input can be over driven with frequency up to 250 MHz in crystal bypass mode
- AU5426 buffer is available in a 32 pin, 5mm x 5mm WQFN package.




Figure 1 Functional Block Diagram

## Table of Contents

General Description .....	1
Features .....	1
Table of Contents .....	2
List of Tables .....	4
List of Figures .....	5
1 Detailed Pin Description .....	7
2 Electrical Characteristics .....	9
3 Functional Description .....	17
3.1 Functional Block Diagram .....	17
3.2 VCC and VCCO Power Supplies .....	17
3.3 Clock Inputs .....	18
3.4 Clock States (Input vs Output States) .....	18
3.5 Output Driver Type .....	18
3.6 Reference Output .....	19
4 Application Information .....	20
4.1 Current consumption and Power Dissipation Calculations .....	20
4.2 Driving the Clock Inputs .....	21
4.2.1 Driving Clock Inputs with LVCMOS Driver (AC coupled) .....	21
4.2.2 Driving Clock Inputs with LVCMOS Driver (DC coupled) .....	23
4.2.3 Driving OSC_IN with LVCMOS Driver (AC coupled) .....	25
4.2.4 Driving OSC_IN with LVCMOS Driver (DC coupled) .....	26
4.2.5 LVDS (DC coupled) .....	27
4.2.6 HCSL (DC coupled) .....	27
4.2.7 LVPECL (DC coupled) .....	27
4.2.8 SSTL (DC coupled) .....	29
4.2.9 LVDS (AC coupled) .....	29
4.2.10 LVPECL (AC coupled) .....	29
4.3 Termination of Output Driver of AU5426 for Various Load Configurations .....	30
4.3.1 AU5426 REF <sub>OUT</sub> Termination for AC Coupled mode .....	30
4.3.2 AU5426 REF <sub>OUT</sub> Termination for DC Coupled mode .....	31
4.3.3 CMOS (Capacitive load) .....	33
4.4 Termination of Output Drivers (DC coupled) .....	33
4.4.1 LVDS DC Coupled Output Termination .....	33
4.4.2 HCSL DC Coupled Output Termination .....	34
4.4.3 LVPECL DC Coupled Output Termination .....	34
4.5 Termination of Output Drivers (AC coupled) .....	35
4.5.1 LVDS AC Coupled Output Termination .....	35
4.5.2 LVPECL AC Coupled Output Termination .....	36
4.5.3 Termination of Output Drivers in LVPECL Mode, Single Ended, DC coupled .....	37
4.5.4 Termination of Output Drivers in LVPECL Mode, Single Ended, AC coupled .....	38
4.5.5 Termination of Output Drivers in AC coupled HCSL mode .....	38
5 Hot Swap Recommendations .....	40
5.1 Introduction .....	40
5.2 Typical Differential Input Clock .....	40
5.3 Input Clock Termination with Hot Swap Protection .....	41
5.3.1 LVPECL Termination Example .....	41
5.3.2 LVDS Input Clock Termination Example .....	41
5.3.3 HCSL Input Clock Termination Example .....	42
5.3.4 LVCMOS Input Clock Termination with Hot Swap Protection .....	43
5.4 LVCMOS Output Clock Termination with Hot Swap Protection .....	44
6 Parameter Measurement Information .....	45
6.1 Differential Input Level .....	45

---

6.2 Differential Output Level .....	45
6.3 Skew and Input to Output Delay .....	45
6.4 Rise and Fall Times .....	45
6.5 Isolation.....	46
6.6 Operation in Multiple VCCO Supply Domains .....	46
7 Package Information.....	48
8 Ordering Information.....	49
9 Revision History .....	50

## List of Tables

Table 1 Detailed Pin Description .....	7
Table 2 Absolute Maximum Ratings .....	9
Table 3 Recommended Operating Temperatures .....	9
Table 4 ESD Ratings .....	9
Table 5 Thermal Characteristics .....	9
Table 6 Electrical Characteristics .....	10
Table 7 Power Supply Ripple Rejection (PSRR) .....	10
Table 8 Input Control Pin Characteristic .....	11
Table 9 CMOS Control Inputs (CLKIN_SELN, CLKOUT_TYPEN, REFOUT_EN) .....	11
Table 10 CLOCK INPUTS (CLKin0/CLKin0*, CLKin1/CLKin1*) .....	11
Table 11 Crystal Interface (OSC <sub>IN</sub> , OSC <sub>OUT</sub> ) .....	12
Table 12 LVPECL OUTPUTS (CLK <sub>OUTAn</sub> /CLK <sub>OUTAn</sub> *, CLK <sub>OUTBn</sub> /CLK <sub>OUTBn</sub> *) .....	12
Table 13 LVDS Outputs (CLK <sub>OUTAn</sub> /CLK <sub>OUTAn</sub> *, CLK <sub>OUTBn</sub> /CLK <sub>OUTBn</sub> *) .....	13
Table 14 LVCMOS Output (REF <sub>OUT</sub> ) .....	14
Table 15 Propagation Delay and Output Skew .....	15
Table 16 HCSL Outputs (CLK <sub>OUTAn</sub> /CLK <sub>OUTAn</sub> *, CLK <sub>OUTBn</sub> /CLK <sub>OUTBn</sub> *) .....	15
Table 17 Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architecture .....	16
Table 18 Input Clock Selection .....	18
Table 19 Input versus Output Stages .....	18
Table 20 Programming of Output Driver Type .....	18
Table 21 Reference Output Enable .....	19
Table 22 Worst case power dissipation .....	21
Table 23 Ordering Information for AU5426 .....	49

## List of Figures

Figure 1 Functional Block Diagram .....	1
Figure 2 AU5426 Pin Diagram.....	7
Figure 3 Functional Block Diagram .....	17
Figure 4 REF <sub>OUT_EN</sub> : output disable.....	19
Figure 5 REF <sub>OUT_EN</sub> : output enable .....	19
Figure 6 AC coupling LVCMOS clock to AU5426 .....	22
Figure 7 AC coupling of LVCMOS clock with single 50 Ω resistor termination to ground.....	22
Figure 8 DC coupling of LVCMOS clock to AU5426 – configuration 1 .....	23
Figure 9 DC coupled LVCMOS input clock configuration – configuration 2.....	24
Figure 10 DC coupled LVCMOS input clock with series RC termination – configuration 3 .....	24
Figure 11: Direct coupling of LVCMOS clock to AU5426.....	25
Figure 12 Single ended LVCMOS input – configuration 1, AC coupling to crystal input.....	26
Figure 13 Single ended LVCMOS input – configuration 2, AC coupling to crystal input.....	26
Figure 14 Single ended LVCMOS input, DC coupling to crystal input .....	26
Figure 15 Termination scheme for DC coupled LVDS .....	27
Figure 16 Termination scheme for DC coupled HCSL .....	27
Figure 17 Termination scheme for DC coupled LVPECL.....	28
Figure 18 Termination scheme for DC coupled LVPECL, Thevenin equivalent .....	28
Figure 19 Example of input clock termination for SSTL clock. ....	29
Figure 20 Termination scheme for AC coupled LVDS .....	29
Figure 21 Termination scheme for AC coupled LVPECL, Thevenin Equivalent .....	30
Figure 22 AC coupling of LVCMOS clock with single 50 Ω resistor termination to ground.....	31
Figure 23 DC coupling of LVCMOS output clock termination – configuration 1.....	31
Figure 24 DC coupled LVCMOS output clock configuration – configuration 2.....	32
Figure 25 DC coupled LVCMOS output clock with series RC termination – configuration 3 .....	32
Figure 26 Typical application load .....	33
Figure 27 Termination scheme for DC coupled LVDS .....	33
Figure 28 Termination scheme for DC coupled HCSL .....	34
Figure 29 Termination scheme for DC coupled LVPECL.....	34
Figure 30 Termination scheme for DC coupled LVPECL, Thevenin equivalent .....	35
Figure 31 Termination scheme for AC coupled LVDS, driving LVDS receiver and CML receiver.....	36
Figure 32 Termination scheme for AC coupled LVPECL, Thevenin Equivalent .....	36
Figure 33 Termination scheme for DC coupled LVPECL, single ended .....	37
Figure 34 Termination scheme for DC coupled LVPECL, single ended, Thevenin equivalent.....	38
Figure 35 Termination scheme for AC coupled LVPECL, single ended .....	38
Figure 36 Output driver termination in HCSL AC coupled mode.....	39
Figure 37 Typical input differential clock .....	40
Figure 38 LVPECL termination with hot swap protection.....	41
Figure 39 LVEPCL termination with hot swap protection.....	41
Figure 40 LVDS termination with hot swap protection .....	41
Figure 41 HCSL termination with hot swap protection .....	42
Figure 42 LVCMOS input clock termination with hot swap protection.....	43
Figure 43 Different types of LVCMOS output clock termination with hot swap protection.....	44
Figure 44 Parameters related to differential input level.....	45

---

Figure 45 Parameters related to differential output clock levels.....	45
Figure 46 Parameter definitions of propagation delay and skew .....	45
Figure 47 Parameter definitions related to rise and fall times .....	46
Figure 48 Parameter definition of isolation .....	46
Figure 49: Multi Supply operation of AU5426.....	47
Figure 50 AU5426 32 Pin 5mm x 5mm Package Dimensions .....	48

## 1 Detailed Pin Description




Figure 2 AU5426 Pin Diagram

Table 1 Detailed Pin Description

Pin No	Pin Name	I/O Type	Function
DAP	DAP	GND	Die Attach Pad. Connect to the PCB ground plane for heat dissipation
1,8,17, 24	GND	GND	Ground
2, 5	V <sub>CCOA</sub>	Power	Power supply for Bank A Output buffers. V <sub>CCOA</sub> operates from 3.3 V or 2.5 V. 1.8V is supported for HCSL driver. The V <sub>CCOA</sub> pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V <sub>CCO</sub> pin. <sup>(2)</sup>

Pin No	Pin Name	I/O Type	Function
3, 4	CLK <sub>OUT</sub> A0, CLK <sub>OUT</sub> A0*	Output	Differential clock output A0. Output type set by CLK <sub>OUT</sub> _TYPE pins
6, 7	CLK <sub>OUT</sub> A1, CLK <sub>OUT</sub> A1*	Output	Differential clock output A1. Output type set by CLK <sub>OUT</sub> _TYPE pins.
9, 32	CLK <sub>OUT</sub> TYPE0, CLK <sub>OUT</sub> TYPE1	Power	Bank A and Bank B output buffer type selection pins <sup>(3)</sup>
10, 28	V <sub>CC</sub>	Input	Power supply for Core and Input Buffer blocks. The V <sub>CC</sub> supply operates from 3.3 V or 2.5 V. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V <sub>CC</sub> pin.
11	OSC <sub>IN</sub>	Input	Input for crystal can also be driven by a XO, TCXO, or other external single-ended clock.
12	OSC <sub>OUT</sub>	Output	Output for crystal. Leave OSC <sub>OUT</sub> floating if OSC <sub>IN</sub> is driven by a single ended clock.
13, 16	CLK <sub>IN</sub> SEL0, CLK <sub>IN</sub> SEL1	Input	Clock input selection pins <sup>(3)</sup>
14, 15	CLK <sub>IN</sub> 0, CLK <sub>IN</sub> 0*	Input	Universal clock input 0 (differential/single-ended)
18,19	CLK <sub>OUT</sub> B1*, CLK <sub>OUT</sub> B1	Output	Differential clock output B1. Output type set by CLK <sub>OUT</sub> _TYPE pins.
20, 23	V <sub>CCOB</sub>	Power	Power supply for Bank B Output buffers. V <sub>CCOB</sub> operates from 3.3 V or 2.5 V. 1.8V is supported for HCSL driver. The V <sub>CCOB</sub> pins are internally tied together. Bypass with a 0.1 uF low-ESR capacitor placed very close to each V <sub>CCO</sub> pin. See <a href="#">Table 2</a>
21, 22	CLK <sub>OUT</sub> B0*, CLK <sub>OUT</sub> B0	Output	Differential clock output B0. Output type set by CLK <sub>OUT</sub> _TYPE pins.
25	NC		Not Connected
26, 27	CLK <sub>IN</sub> 1*, CLK <sub>IN</sub> 1	Input	Universal clock input 1 (differential/single-ended)
29	REF <sub>OUT</sub>	Output	LVC MOS reference output. Enable output by pulling REF <sub>OUT</sub> EN pin high.
30	V <sub>CCOC</sub>	Power	Power supply for REF <sub>OUT</sub> buffer. V <sub>CCOC</sub> operates from 3.3 V or 2.5 V or 1.8V Bypass with a 0.1 uF low-ESR capacitor placed very close to each V <sub>CCO</sub> pin. <sup>(2)</sup>
31	REF <sub>OUT</sub> EN	Input	REF <sub>OUT</sub> enable input. Enable signal is internally synchronized to selected clock input <sup>(3)</sup>

**Notes:**

- Any unused output pins should be left floating with minimum copper length (see note in Clock Outputs), or properly terminated if connected to a transmission line, or disabled/Hi-Z if possible. See reference Clock Outputs for output configuration and Termination and Use of Clock Drivers for output interface and termination techniques.
- The output supply voltages or pins (V<sub>CCOA</sub>, V<sub>CCOB</sub>, and V<sub>CCOC</sub>) will be called V<sub>CCO</sub> in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.
- CMOS control input with internal pull-down resistor.



## 2 Electrical Characteristics

**Table 2 Absolute Maximum Ratings**

Parameters	Conditions	Symbol	Min	Typ	Max	Units
Core supply voltage, Analog Input		V <sub>CC</sub>	-0.3		3.6	V
Output bank supply voltage		V <sub>CCO</sub>	-0.3		3.6	V
Input voltage, All Inputs, except XIN		V <sub>IN</sub>	-0.3		3.6	V
XIN		V <sub>IN</sub>	-0.3		1.5	V
Storage temperature		TS	-55		150	°C

Notes:

- Exceeding maximum ratings may shorten the useful life of the device.
- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or at any other conditions beyond those indicated under the DC Electrical Characteristics is not implied. Exposure to Absolute-Maximum-Rated conditions for extended periods may affect device reliability or cause permanent device damage.

**Table 3 Recommended Operating Temperatures**

Parameters	Conditions	Symbol	Min	Typ	Max	Units
Core supply voltage		V <sub>CC</sub>	3.135	3.3	3.45	V
		V <sub>CC</sub>	2.375	2.5	2.625	V
Output supply voltage		V <sub>CCO A/B</sub>	3.135	3.3	3.45	V
		V <sub>CCO A/B</sub>	2.375	2.5	2.625	V
		V <sub>CCO A/B</sub> (Only for HCSSL)	1.71	1.8	1.89	V
Output supply voltage for LVCMOS driver		V <sub>CCOC</sub>	3.135	3.3	3.45	V
		V <sub>CCOC</sub>	2.375	2.5	2.625	V
		V <sub>CCOC</sub>	1.71	1.8	1.89	V
Ambient Temperature		TA	-40		85	°C
Junction Temperature		TJ			125	°C

**Table 4 ESD Ratings**

Parameter	Conditions	Symbols	Value	Units
Electrostatic Discharge	Human Body Model		±2000	V
	Charged Device Model		±1500	

**Table 5 Thermal Characteristics**

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Junction to ambient thermal resistance		$\theta_{JA}$		37.4		°C/W

**Table 6 Electrical Characteristics**

Unless otherwise specified:  $V_{CC} = 3.3\text{ V} \pm 5\%$ ,  $2.5\text{ V} \pm 5\%$ ,  $V_{CCO} = 3.3\text{ V} \pm 5\%$ ,  $2.5\text{ V} \pm 5\%$ ,  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , CLKIN0/1 driven differentially, input slew rate  $\geq 3\text{ V/ns}$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3\text{ V}$ ,  $V_{CCO} = 3.3\text{ V}$ ,  $T_A = 25\text{ }^{\circ}\text{C}$ .

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Core Supply Current, All Outputs Disabled	CLKIN0/1 selected	$I_{CC\_CORE}$		16.5	19.8	mA
	XO selected	$I_{CORE\_XO}^{(3)}$		11.4	14	
Frequency dependent current both bank on core supply. This current scales with frequency	For $F_{in} = 2100\text{ MHz}$	$I_{CC\_DYN}^{(1)(3)}$		25	33	mA
Increment in core supply when all ODR banks are enabled		$I_{CC\_ODR\_EN}$			2	mA
Additive Output Supply Current, LVPECL Banks Enabled		$I_{CCO\_PECL}$		82	97.2	mA
Additive Output Supply Current, LVDS Banks Enabled		$I_{CCO\_LVDS}$		40	49	mA
Additive Output Supply Current, HCSL Banks Enabled		$I_{CCO\_HCSL}$		59	70.8	mA
Additive Output Supply Current, LVCMOS outputs Enabled	$F_{IN} = 200\text{ MHz}$ , $C_{LOAD} = 5\text{ pF}$ , $V_{CCO} = 3.3\text{ V}$	$I_{CCO\_CMOS}$		6	7.2	mA
	$F_{IN} = 200\text{ MHz}$ , $C_{LOAD} = 5\text{ pF}$ , $V_{CCO} = 2.5\text{ V}$			4.5	5.5	

Notes:

- Total current from core supply at frequency  $F_{in} = I_{CORE\_STATIC} + N*(0.5*I_{CC\_ODR\_EN}) + N*(0.5*F_{in}/2100M)* I_{CORE\_DYN}$ . Detailed methodology of calculating the power dissipated in each ODR mode is given in the section "Current consumption and Power Dissipation Calculations." N is the number of output banks enabled.
- Refer to [Section 4.1](#) for more information on current consumption and power dissipation calculations.
- Specification is ensured by characterization and is not tested in production.

**Table 7 Power Supply Ripple Rejection (PSRR)**

Parameter	Conditions	Symbols	Min	Typ	Max	Units
Ripple-Induced Phase Spur Level Differential LVPECL Output	$F_{IN} = 156.25\text{ MHz}$ , $V_{CCO} = 2.5\text{ V}$ , 100 KHz offset, 100m Vpp	$PSRR_{LVPECL}$		-67		dBc
Ripple-Induced Phase Spur Level Differential LVDS Output		$PSRR_{LVDS}$		-70		
Ripple-Induced Phase Spur Level Differential HCSL Output		$PSRR_{HCSL}$		-67.7		

Notes:

- Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the  $V_{CCO}$  supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:  $DJ\text{ (ps pk-pk)} = [(2 * 10(PSRR / 20)) / (\pi * f_{CLK})] * 1E^{12}$
- Specification is ensured by characterization and is not tested in production.

**Table 8 Input Control Pin Characteristic**

Parameter	Conditions	Symbols	Min	Typ	Max	Units
Input Low Current		$I_{IL}$	-20	0.1		$\mu A$
Input high voltage – Logic inputs		$V_{IH}$	$0.7 \cdot V_{CC}$		$V_{CC}$	V
Input low voltage – Logic inputs		$V_{IL}$	GND		$0.3 \cdot V_{CC}$	V
Internal Pull-down resistance		$R_{pulldown}$		200		K $\Omega$

**Table 9 CMOS Control Inputs (CLKIN\_SELN, CLKOUT\_TYPEN, REFOUT\_EN)**

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Low Level Input Voltage		$V_{IL}$	GND		$0.3 \cdot V_{CC}$	V
High Level Input Voltage		$V_{IH}$	$0.7 \cdot V_{CC}$		$V_{CC}$	
High Level Input Current	$V_{IH} = V_{CC} = 3.3 V$	$I_{IH}$		30	50	$\mu A$
Low Level Input Current		$I_{IL}$	-20	0.1		

**Table 10 CLOCK INPUTS (CLKin0/CLKin0\*, CLKin1/CLKin1\*)**

Unless otherwise specified:  $V_{CC} = 3.3 V \pm 5\%$ ,  $2.5 V \pm 5\%$ ,  $V_{CC0} = 3.3 V \pm 5\%$ ,  $2.5 V \pm 5\%$ ,  $-40^\circ C \leq T_A \leq 85^\circ C$ , CLKin0/1 driven differentially, input slew rate  $\geq 3 V/ns$ . Typical values represent most likely parametric norms at  $V_{CC} = 3.3 V$ ,  $V_{CC0} = 3.3 V$ ,  $T_A = 25^\circ C$ .

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Input frequency range <sup>(4)</sup>		$F_{CLKin}$	DC		2100	MHz
Differential input high voltage	CLKin driven differentially	$V_{IHD}$			$V_{CC}$	V
Differential input low voltage		$V_{ILD}$	GND			V
Peak differential input voltage swing <sup>(2)</sup>		$V_{ID}$	0.15		1.3	V
Differential Input Common Mode Voltage	Input differential swing of 150 mV	$V_{CMD}$	0.25		$V_{CC}-1.2$	V
	Input differential swing of 350 mV		0.25		$V_{CC}-1.1$	V
	Input differential swing of 800 mV		0.25		$V_{CC}-0.9$	V
Single-Ended Input High Voltage	Inverting differential input held at $V_{CC}/2$ , $V_{CC} = 3.3 V$	$V_{IH}$	2		$V_{CC}$	V
	Inverting differential input held at $V_{CC}/2$ , $V_{CC} = 2.5 V$		1.6		$V_{CC}$	
Single-Ended Input Low Voltage	Inverting differential input held at $V_{CC}/2$ , $V_{CC} = 3.3 V$	$V_{IL}$	GND		1.3	V
	Inverting differential input held at $V_{CC}/2$ , $V_{CC} = 2.5 V$		GND		0.9	
Single ended input voltage swing <sup>(3)</sup>		$V_{LSE}$	0.3		2	V <sub>pp</sub>
Single-Ended Input Common Mode Voltage		$V_{CM}$	0.25		$V_{CC}-1.2$	V

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Mux Isolation, CLKin0 to CLKin1	Fin = 100 MHz, Foffset > 50 KHz	ISO <sub>MUX</sub> <sup>(1)</sup>		-84		dBc
	Fin = 200 MHz, Foffset > 50 KHz			-82		
	Fin = 500 MHz, Foffset > 50 KHz			-71		
	Fin = 1000 MHz, Foffset > 50 KHz			-65		

**Table 11 Crystal Interface (OSC<sub>IN</sub>, OSC<sub>OUT</sub>)**

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Equivalent series resistance		ESR		35	60	Ω
Load capacitance		CL	6	8	10	pF
Shunt Capacitance		Co		2	3	pF
Power dissipated in the crystal		Drive level		100	200	uW
Mode of oscillation				Funda- mental		
Crystal frequency range		F <sub>osc</sub> <sup>(1)</sup>	8		50	MHz
External clock frequency range	XO over drive or Bypass mode	F <sub>CLK</sub>			250	MHz
Maximum swing level on OSCin/OSCout pins	XO over drive or Bypass mode	V <sub>max</sub>			1.5	V
Additive jitter <sup>(3)</sup>	RMS, integration BW 12 KHz to 5 MHz, F <sub>crystal</sub> = 25 MHz. Crystal input select Measured at VCC = VCCO = 2.5 V	t <sub>jitter</sub> <sup>(1)</sup>		155		fs(rms)
External clock frequency range	XO over drive or Bypass mode	F <sub>CLK</sub>			250	MHz

Notes:

1. Specification is ensured by characterization and is not tested in production.
2. Refer to [Section 6](#) for definition of VID and VOD voltages.
3. For clock input frequency ≥ 100 MHz, CLKinX can be driven with single-ended (LVCMOS) input swing up to 3.3 V<sub>pp</sub>. For clock input frequency < 100 MHz, the single-ended input swing should be limited to 2 V<sub>pp</sub> max to prevent input saturation (refer to Driving the Clock Inputs for interfacing 2.5 V/3.3 V LVCMOS clock input < 100 MHz to CLKinX).
4. If the input clock is initially absent when the chip is just powered up, it will take atleast 2 falling edge of clock cycles for the output to appear. Therefore, the buffer level translates DC only after it sees two consecutive falling edge of input clock

**Table 12 LVPECL OUTPUTS (CLK<sub>OUTAn</sub>/CLK<sub>OUTAn</sub>\*, CLK<sub>OUTBn</sub>/CLK<sub>OUTBn</sub>\*)**

Unless otherwise specified: V<sub>cc</sub> = 3.3 V ± 5%, 2.5 V ± 5%, V<sub>cco</sub> = 3.3 V ± 5%, 2.5 V ± 5%, -40 °C ≤ TA ≤ 85 °C, CLKin0/1 driven differentially, input slew rate ≥ 3 V/ns. Typical values represent most likely parametric norms at V<sub>cc</sub> = 3.3 V, V<sub>cco</sub> = 3.3 V, TA = 25 °C. Termination is 50 Ω to VCCO -2V

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Maximum Output Frequency Full VOD Swing	Maximum output frequency, full VOD swing ≥ 600 mV 50 Ω termination biased with VCCO -2V	F <sub>CLKOUT_FS</sub>	1000	1200		MHz

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Maximum Output Frequency Reduced VOD Swing	Maximum output frequency, full VOD swing $\geq 400$ mV 50 $\Omega$ termination biased with VCCO -2V		1500	2100		MHz
Additive RMS Jitter, Integration Bandwidth 12 kHz to 20 MHz	Integration bandwidth from 12 KHz to 20 MHz, $F_{IN} = 156.25$ MHz, $SR > 3$ V/ns 50 $\Omega$ termination biased with VCCO-2V, $F_{IN} = 156.25$ MHz, $SR > 3$ V/ns	JitterADD		55	88	fs(rms)
Noise Floor $f_{OFFSET} \geq 10$ MHz	50 $\Omega$ termination biased with VCCO-2V, $F_{IN} = 156.25$ MHz, $SR > 3$ V/ns	Noise <sub>FLOOR</sub>		-159		dBc/Hz
Duty Cycle	50 $\Omega$ termination biased with VCCO -2V	ODC	45		55	%
Output High Voltage	50 $\Omega$ termination biased with VCCO -2V	V <sub>OH</sub>	V <sub>CCO</sub> - 1.165		V <sub>CCO</sub> - 0.75	V
Output Low Voltage	50 $\Omega$ termination biased with VCCO -2V	V <sub>OL</sub>	V <sub>CCO</sub> - 2.0		V <sub>CCO</sub> - 1.45	V
Output Voltage Swing	50 $\Omega$ termination biased with VCCO -2V	V <sub>OD</sub>	0.5		0.86	V
Output Rise Time 20% to 80%	50 $\Omega$ termination biased with VCCO -2V	t <sub>R</sub>		210	350	ps
Output Fall Time 80% to 20%	50 $\Omega$ termination biased with VCCO -2V	t <sub>F</sub>		210	350	ps

**Table 13 LVDS Outputs (CLK<sub>OUTAn</sub>/CLK<sub>OUTAn</sub>\*, CLK<sub>OUTBn</sub>/CLK<sub>OUTBn</sub>\*)**

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Maximum Output Frequency Full VOD Swing	R <sub>L</sub> = 100 $\Omega$ , differential	F <sub>CLKOUT_FS</sub>	1000	1600	-	MHz
Maximum Output Frequency Reduced VOD Swing	R <sub>L</sub> = 100 $\Omega$ , differential		1500	2100		MHz
Additive RMS Jitter, Integration Bandwidth 12 kHz to 20 MHz	Integration bandwidth from 12 KHz to 20 MHz, $F_{IN} = 156.25$ MHz, $SR > 3$ V/ns R <sub>L</sub> = 100 $\Omega$ , differential	JitterADD		60	82	fs(rms)
Noise Floor $f_{OFFSET} \geq 10$ MHz	$F_{IN} = 156.25$ MHz, $SR > 3$ V/ns R <sub>L</sub> = 100 $\Omega$ , differential	Noise <sub>FLOOR</sub>		-159		dBc
Duty Cycle	R <sub>L</sub> = 100 $\Omega$ , differential	ODC	45		55	%
Output Voltage Swing			247		454	mV
Change in Magnitude of VOD for Complementary Output States	R <sub>L</sub> = 100 $\Omega$ , differential	$\Delta V_{PP}$			50	mV

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Output Offset Voltage	LVDS common mode	$V_{OS}$	1.125	1.25	1.375	V
Change in Magnitude of VOS for Complementary Output States		$\Delta V_{OS}$			50	mV
Output Short Circuit Current Single Ended					9.6	mA
Output Short Circuit Current Differential					9.6	mA
Output Rise Time 20% to 80%	$R_L = 100 \Omega$ , differential, $C_L < 5 \text{ pF}$	$t_R$		210	350	ps
Output Fall Time 80% to 20%	Uniform transmission line up to 10 inches with characteristic impedance of $50 \Omega$	$t_F$		210	350	ps

**Table 14 LVCMOS Output (REF<sub>OUT</sub>)**

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Output Frequency Range		$f_{CLKOUT}$	0		250	MHz
Additive RMS Jitter Integration Bandwidth 12KHz to 20 MHz	$V_{CCOC} = 3.3 \text{ V} \pm 5\%$	Jitter <sub>ADD</sub>		22	45	fs(rms)
	$V_{CCOC} = 2.5 \text{ V} \pm 5\%$			24	43	
Noise Floor $f_{OFFSET} \geq 10 \text{ MHz}$	$V_{CCOC} = 3.3 \text{ V} \pm 5\%$	Noise <sub>FLOOR</sub>		-159		dBc
	$V_{CCOC} = 2.5 \text{ V} \pm 5\%$			-157		
Duty Cycle	$F_{in} \leq 200 \text{ MHz}$	ODC	45		55	%
	$F_{in} > 200 \text{ MHz}$		40		60	%
Output High Voltage	$V_{CCOC} = 3.3 \text{ V} \pm 5\%$ , 1 mA pull down current $V_{CCOC} = 2.5 \text{ V} \pm 5\%$ , 1 mA pull down current	$V_{OH}$	$V_{CCOC} - 0.1 \text{ V}$			V
Output Low Voltage	$V_{CCOC} = 3.3 \text{ V} \pm 5\%$ , 1 mA pull down current $V_{CCOC} = 2.5 \text{ V} \pm 5\%$ , 1 mA pull down current	$V_{OL}$			0.1	V
Output High Current(Source)	$V_o = V_{CCOC}/2$			79		mA
				51		
Output Low Current(Sink)	$V_o = V_{CCOC}/2$			70		
				46		
Output Rise Time 20% to 80%	$C_{LOAD} = 5 \text{ pF}$ , $R_{LOAD} = 50 \Omega$ AC coupled	$t_R$		250	450	ps
Output Fall Time 80% to 20%	$C_{LOAD} = 5 \text{ pF}$ , $R_{LOAD} = 50 \Omega$ AC coupled	$t_F$		250	450	ps
Output Enable Time		$t_{EN}^{(1)}$			4	cycles
Output Disable Time		$t_{DIS}^{(1)}$			4	cycles

**Table 15 Propagation Delay and Output Skew**

Parameter	Conditions	Symbol	Min	Typ	Max	Units
Propagation Delay CLKin-to-LVPECL	50 $\Omega$ termination biased with $V_{CC0} - 2V$	tpd	723	818	931	ps
Propagation Delay CLKin-to-LVDS		tpd	726	826	944	ps
Propagation Delay CLKin-to-HCSL		tpd	705	820	897	ps
Propagation Delay CLKin-to-LVCMOS	$V_{CC0} = 3.3 V$ , PCB trace of 5 inch, 5 pF capacitor	td <sup>(1)</sup>		1.4	2.5	ns
	$V_{CC0} = 2.5 V$ , PCB trace of 5 inch, 5 pF capacitor			1.5	2.7	ns
Output Skew LVPECL/LVDS/HCSL	$V_{CC0} = 3.3 V, 2.5 V$	Tsk(o) <sup>1</sup>			31	ps
Part-to-Part Output Skew LVPECL/LVDS/HCSL		Tsk(p-p) <sup>1</sup>			50	ps

Notes:

1. Specification is ensured by characterization and is not tested in production.

**Table 16 HCSL Outputs (CLK<sub>OUTAn</sub>/CLK<sub>OUTAn</sub>\*, CLK<sub>OUTBn</sub>/CLK<sub>OUTBn</sub>\*)**


Parameter	Conditions	Symbol	Min	Typ	Max	Units
Output Frequency Range	$R_L = 50 \Omega$ to GND	F <sub>CLKOUT_FS</sub>	DC		700	MHz
Additive RMS Jitter Integration Bandwidth 12kHz to 20 MHz	Integration bandwidth from 12 KHz to 20 MHz, $F_{IN} = 156.25$ MHz, $SR > 3$ V/ns $R_L = 50 \Omega$ to GND	Jitter <sub>ADD</sub>		55	86	fs(rms)
Noise Floor $f_{OFFSET} \geq 10$ MHz		Noise <sub>FLOOR</sub>		-159		dBc
Duty Cycle		ODC	45		55	%
Output High Voltage		V <sub>OH</sub>	600	840	1150	mV
Output Low Voltage		V <sub>OL</sub>	-150	28	150	mV
Absolute Crossing Voltage	$R_L = 50 \Omega$ to GND, $C_L < 5$ pF	V <sub>CROSS</sub>	250		550	mV
Total Variation of V <sub>CROSS</sub>		V <sub>CROSSDELTA</sub>			140	mV
Output Rise Time 20% to 80%	$F_{IN} = 156.25$ MHz, Uniform transmission line up to 10 inches with characteristic impedance of 50 $\Omega$ $R_L = 50 \Omega$ to GND, $C_L < 5$ pF	t <sub>R</sub>		210	500	ps
Output Fall Time 80% to 20%		t <sub>F</sub>		210	500	ps

**Table 17 Filtered Phase Jitter Parameters - PCIe Common Clocked (CC) Architecture**

Parameters	Conditions	Symbol	Min	Typ	Max	Units
Additive Phase Jitter	PCIe Gen 1 <sup>[1-6]</sup>	$t_{jphPCIeG1-CC}$		2	5	ps (p-p)
	PCIe Gen 2 <sup>[1-6]</sup>	$t_{jphPCIeG2-CC}$		0.08	0.15	ps(rms)
	PCIe Gen 3 <sup>[1-6]</sup>	$t_{jphPCIeG3-CC}$		0.03	0.07	ps(rms)
	PCIe Gen4 <sup>[1-6]</sup>	$t_{jphPCIeG4-CC}$		0.03	0.07	ps(rms)
	PCIe Gen5 <sup>[1-6]</sup>	$t_{jphPCIeG5-CC}$		0.01	0.02	ps(rms)

**Notes:**

1. Applies to all the differential outputs, guaranteed by design and characterization.
2. Applies to all the Outputs when driven by a low phase noise source SMA100B.
3. Additive RMS Jitter Measurements were made using DSA90804A for minimum waveform length of  $\geq 100k$  cycles with a minimum sampling rate of  $\geq 40GSa/s$  with the waveform covering 90% of the DSO screen. All the post processing the DSO is disabled to decrease the additional jitter impact from oscilloscope. Broadband oscilloscope noise is also minimized in the measurement.
4. Additive jitter for RMS values is calculated by solving the equation for  $b$  [  $b = \sqrt{c^2 - a^2}$  ] where 'a' the rms input jitter and "c" is the rms total jitter.
5. Input to AU5426 is fed using low phase noise source SMA100B, AU5426 is configured as 100MHz HCSSL Output Driver [VCCOx = 3.3V] and fed to the channels of DSA90804A using the exact measurement set up [Refer Note 6 ]
6. AU5426 PCI Express Additive RMS Jitter Measurement Set up configuration





## 3 Functional Description

### 3.1 Functional Block Diagram

The AU5426 is a 4 differential output, 1 LVCMOS clock fan out buffer with low additive jitter that can operate up to 2.1 GHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of 4 differential outputs with multi-mode buffers (LVPECL, LVDS, HCSL, or Hi-Z), one LVCMOS output, and 3 independent output buffer supplies. The input selection and output buffer modes are controlled via pin strapping. The device is offered in a 32-pin WQFN package.




Figure 3 Functional Block Diagram

### 3.2 V<sub>CC</sub> and V<sub>CCO</sub> Power Supplies

The AU5426 has separate 3.3/2.5 core ( $V_{CC}$ ) and 3 independent 3.3 V/2.5 V output power supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ). HCSL can support 1.8V output power supplies ( $V_{CCOA}$ ,  $V_{CCOB}$ ).  $V_{CCOC}$  supply can operate on 3.3 V/2.5 V/1.8 V rail. Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5 V receiver devices. The output levels for LVPECL ( $V_{OH}$ ,  $V_{OL}$ ) and LVCMOS ( $V_{OH}$ ) are referenced to its respective  $V_{CCO}$  supply, while the output levels for LVDS and HCSL are relatively constant over the specified  $V_{CCO}$  range.

### 3.3 Clock Inputs

The input clock can be selected from CLK<sub>in0</sub>/CLK<sub>in0</sub>\*, CLK<sub>in1</sub>/CLK<sub>in1</sub>\*, or OSC<sub>in</sub>. Clock input selection is controlled using the CLK<sub>in\_SEL</sub>[1:0] inputs as shown in Table 18. When CLK<sub>in0</sub> or CLK<sub>in1</sub> are selected, the oscillator is power down. The user can float OSC<sub>in</sub> and OSC<sub>out</sub> pins, since these pins are internally pulled down. OSC<sub>in</sub> is pulled down with a 56 KΩ resistance.

Table 18 Input Clock Selection

CLK <sub>in_SEL</sub> [1]	CLK <sub>in_SEL</sub> [0]	Selected Clock
0	0	CLK <sub>in0</sub> , CLK <sub>in0</sub> *
0	1	CLK <sub>in1</sub> , CLK <sub>in1</sub> *
1	0	Crystal Or Crystal bypass AC coupled mode
1	1	Crystal bypass DC coupled mode

### 3.4 Clock States (Input vs Output States)

Table 19 Input versus Output Stages

State of Selected Clock input	Output State
Inputs are floating	Logic low
Inputs are logic low	logic low
Inputs are logic high	logic high

### 3.5 Output Driver Type

The differential output buffer type for Bank A and Bank B outputs can be configured using the CLK<sub>out\_TYPE</sub>[1:0] inputs, respectively, as shown Table 20. For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length to minimize capacitance and potential coupling and reduce power consumption. If an entire output bank will not be used, it is recommended to disable (Hi-Z) the bank to reduce power.

Table 20 Programming of Output Driver Type

CLK <sub>out_TYPE</sub> 1	CLK <sub>out_TYPE</sub> 0	CLK Buffer Type
0	0	LVPECL
0	1	LVDS
1	0	HCSL
1	1	HIZ

### 3.6 Reference Output

The reference output (REF<sub>OUT</sub>) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the V<sub>CCOC</sub> voltage. REF<sub>OUT</sub> can be enabled or disabled using the enable input pin, REF<sub>OUT\_EN</sub>, as shown in Table 21. The reference output clock is internally synchronized to the selected clock. This avoids any glitches or runt pulses while enabling or disabling the reference clock. Pulling REF<sub>OUT\_EN</sub> to LOW, forces the outputs to the high-impedance state within 4 falling edges of the input signal. The outputs remain in the high-impedance state as long as REF<sub>OUT\_EN</sub> is LOW. When REF<sub>OUT\_EN</sub> goes from HIGH to LOW, the output clock is enabled within 4 falling edges of the input clock signal. The output is enabled at the falling edge of the input clock. This allows to enable the output clock in a glitch free manner.


When REF<sub>OUT\_EN</sub> goes from low to high, the output clock is enabled within a time delay  $t_d$ , where  $t_d$  is given by the following equation.

$$t_{d,refout.en} = 0.5n + 3 * T_{in}. T_{in} \text{ is the time period of the input clock.}$$


When REF<sub>OUT\_EN</sub> is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REF<sub>OUT\_EN</sub> is configured with a 1K  $\Omega$  load to ground, then the output will be pulled to low when disabled.

**Table 21 Reference Output Enable**

REF <sub>OUT_EN</sub>	Output State
0	Disabled (HiZ)
1	Enabled



**Figure 4 REF<sub>OUT\_EN</sub>: output disable**



**Figure 5 REF<sub>OUT\_EN</sub>: output enable**

## 4 Application Information

### 4.1 Current consumption and Power Dissipation Calculations

The current consumption specified in the Electrical Characteristics can be used to calculate the total power dissipation and the IC power dissipation for any output driver configuration. The total current drawn from the VCC is given by the equation below.

$$I_{CC} = I_{CORE,STATIC} + N * (0.5 * I_{ODR,ENABLE}) + N * \left(0.5 * \frac{f_{in}}{2.1G}\right) * I_{CORE,DYN}$$

$I_{CC}$ , is the total core current drawn from VCC.  $I_{CORE,STATIC}$ , is the current taken from VCC, if not clocks are toggling and both the output driver banks are in HIZ state.  $I_{ODR,ENABLE}$  is the increment current taken from VCC if all ODR banks are enabled.  $I_{CORE,DYN}$ , is the switching current taken from VCC when the selected input clock is toggling at a frequency of  $f_{in}$ (Hz). N is the number of output banks enabled.

Current consumed by the output supplies in each mode are listed below. The current in output bank A/B in LVPECL mode is given below.

$$I_{CCOA} = I_{CCOB} = I_{CC,LVPECL}$$

The current in output bank A/B in LVDS mode is given below.

$$I_{CCOA} = I_{CCOB} = I_{CC,LVDS}$$

The current in output bank A/B in HCSL mode is given below.

$$I_{CCOA} = I_{CCOB} = I_{CC,HCSL}$$

The current in output bank C is given below.

$$I_{CCOC} = I_{CC,LVCMOS}$$

The equation for the total power dissipation is given below.

$$P_{TOTAL} = V_{CC} * I_{VCC} + V_{CCOA} * I_{CCOA} + V_{CCOB} * I_{CCOB} + V_{CCOC} * I_{CCOC}$$

If the output driver configuration is LVPECL or LVDS, then the power dissipated in any termination resistors and termination voltages need to be accounted to calculate the power dissipation in the device.

The power dissipated in the termination resistor in LVPECL mode is given below.

$$P_{RT,PECL} = \frac{(V_{OH,PECL} - V_{TT})^2}{R_T} + \frac{(V_{OL,PECL} - V_{TT})^2}{R_T}$$

The power dissipated in the termination voltage for LVPECL mode is given below

$$P_{VTT,PECL} = V_{TT} * \left( \frac{(V_{OH,PECL} - V_{TT})}{R_T} + \frac{(V_{OL,PECL} - V_{TT})}{R_T} \right)$$

The power dissipated in the ground referenced termination resistor for HCSL is given below.

$$P_{RT,HCSL} = \frac{V_{OH,HCSL}^2}{R_T}$$

The power dissipated in the device is given below.

$$P_{DEVICE} = P_{TOTAL} - N_1 * (P_{RT,PECL} + P_{VTT,PECL}) - N_2 * P_{RT,HCSL}$$

where

- N1 is the number of LVPECL output pairs with termination resistors to  $V_{TT}$  (usually Vcco-2V).
- N2 is number of HCSL output pairs with termination resistors to GND.

Example: Worst case power dissipation

BANK A and B output drivers are configured in LVPECL mode. The input frequency is 2100 MHz.  $V_{CC} = 3.465$ ,  $V_{CCOA} = V_{CCOB} = V_{CCOC} = 3.465$ ,  $REF_{OUT}$  is enabled. Assume 5 pF load for  $REF_{OUT}$ .

**Table 22 Worst case power dissipation**

Parameter	Value	Unit
$V_{CC}$	3.465	V
$V_{CCOA}$	3.465	V
$V_{CCOB}$	3.465	V
$V_{CCOC}$	3.465	V
$I_{CC}$	49	mA
$I_{CCOA}$	84	mA
$I_{CCOB}$	84	mA
$I_{CCOC}$	10	mA
$P_{TOTAL}$	569	mW
$V_{OH\_PECL}$	2.5	V
$V_{OL\_PECL}$	1.8	V
$V_{TT}$	1.465	V
$P_{RT\_PECL}$	23.6	mW
$P_{VTT\_PECL}$	40	mW
$P_{DEVICE}$	532	mW

## 4.2 Driving the Clock Inputs

The AU5426 has two universal clock inputs ( $CLK_{IN0}/CLK_{IN0}^*$  and  $CLK_{IN1}/CLK_{IN1}^*$ ). AU5426 can accept 3.3 V/2.5 V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet input common mode, slew rate and swing requirements specified in the Electrical Characteristics. The AU5426 supports a wide common mode voltage range and input signal swing

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter.

It is recommended to drive the input signal differentially for better slew rate and jitter. The user can also drive a single ended clock. If the user is driving the single ended clock signal on say  $CLK_{IN0}$ , then  $CLK_{IN0}^*$  pin need to be connected to a 0.1 uF capacitor on the PCB.

### 4.2.1 Driving Clock Inputs with LVCMOS Driver (AC coupled)

Figure 6 shows how a differential input can be wired to accept LVCMOS single ended levels in AC coupled mode. The bypass capacitor (C1) is used to help filter noise on the DC bias on the inverting pin of the clock

input. This bypass should be located as close to the input pin as possible. Two resistors  $R_{T1}$  and  $R_{T2}$  set the common mode voltage at the output of the LVCMOS driver to  $V_{CC}/2$ . This prevents average DC leakage current from the LVCMOS driver and avoids unnecessary power dissipation.

For example, if the input clock is driven from a single-ended 2.5 V LVCMOS driver and the DC offset (or swing center) of this signal is 1.25 V, the  $R_{T1}$  and  $R_{T2}$  values should be adjusted to set the V1 at 1.25 V. This configuration requires that the sum of the output impedance of the driver ( $R_o$ ) and the series resistance ( $R_s$ ) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in the following way. First,  $R_{T1}$  and  $R_{T2}$  in parallel should equal the transmission line impedance. For most 50  $\Omega$  applications,  $R_{T1}$  and  $R_{T2}$  can be 100  $\Omega$ .

$$Z_o = R_o + R_s = 50 \text{ Ohm}$$

$$\frac{R_{T1} * R_{T2}}{R_{T1} + R_{T2}} = 50 \text{ Ohm}$$

$$\frac{VCC * R_{T2}}{R_{T1} + R_{T2}} = \frac{VCC}{2}$$




Figure 6 AC coupling LVCMOS clock to AU5426

The inverting differential input can be connected to a 0.1 uF bypass capacitor. This pin is biased internally to a voltage close to  $V_{CC}/2$ .

Another variant of the AC coupling of LVCMOS input clock is shown in Figure 7. We use single termination resistor of 50  $\Omega$  to ground. A 0.1 uF ( $C_3$ ) ac coupling capacitor is connected in series with the LVCMOS clock source to prevent DC leakage current.

$$Z_o = R_o + R_s = 50 \text{ Ohm}$$




Figure 7 AC coupling of LVCMOS clock with single 50  $\Omega$  resistor termination to ground

### 4.2.2 Driving Clock Inputs with LVCMOS Driver (DC coupled)

Figure 8 shows how a differential input can be wired to accept LVCMOS single ended clock signals in DC coupled mode. The reference voltage  $V1 = V_{CC}/2$  is generated by the bias resistors  $R_{S1}$  and  $R_{S2}$ . The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of  $R_{S1}$  and  $R_{S2}$  might need to be adjusted to position the bias voltage  $V2$  in the center of the input voltage swing.

$$Z_o = R_o + R_s = 50 \text{ Ohm}$$

$$\frac{V_{CC} * R_{S2}}{R_{S1} + R_{S2}} = \frac{V_{CC}}{2}$$

$$\frac{R_{T1} * R_{T2}}{R_{T1} + R_{T2}} = 50 \text{ Ohm}$$

$$\frac{V_{CC} * R_{T2}}{R_{T1} + R_{T2}} = \frac{V_{CC}}{2}$$




Figure 8 DC coupling of LVCMOS clock to AU5426 – configuration 1

For example, if the input clock is driven from a single-ended 2.5 V LVCMOS driver and the DC offset (or swing center) of this signal is 1.25 V, the  $R_{S1}$  and  $R_{S2}$  values should be adjusted to set the  $V2$  at 1.25 V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage.

This configuration requires that the sum of the output impedance of the driver ( $R_o$ ) and the series resistance ( $R_s$ ) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First,  $R_{T1}$  and  $R_{T2}$  in parallel should equal the transmission line impedance. For most 50  $\Omega$  applications,  $R_{T1}$  and  $R_{T2}$  can be 100  $\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver.

Figure 9 shows a second input clock configuration where  $R_{T1}$ ,  $R_{T2}$  are removed and replaced with a 50  $\Omega$  termination resistor  $R_T$  to ground. It is possible that LVCMOS driver (or clock source) may not be able to drive 50  $\Omega$  load in DC coupled mode. The user can use series RC termination to overcome this limitation. The design equations for the input clock configuration shown in Figure 9 is given below

$$Z_o = R_o + R_s = 50 \text{ Ohm}$$

$$\frac{V_{CC} * R_{S2}}{R_{S1} + R_{S2}} = \frac{V_{pp}}{2}$$




Figure 9 DC coupled LVCMOS input clock configuration – configuration 2

The LVCMOS single ended clock input with series RC termination near the buffer is shown in Figure 10. There is a single termination resistor  $R_T$  which is connected to ground through a capacitor  $C_{AC}$ . The value of series capacitor is given by a formula.

$$C_{AC} \geq \frac{3T_D}{50\Omega}, T_D \text{ is the transmission line delay}$$




Figure 10 DC coupled LVCMOS input clock with series RC termination – configuration 3

For low frequencies we can direct couple the LVCMOS clock to AU5426 input clock pin as shown in Figure 11.






Figure 11: Direct coupling of LVCMOS clock to AU5426

#### 4.2.3 Driving OSC\_IN with LVCMOS Driver (AC coupled)

The crystal input OSC\_IN can be overdriven with single ended clock (LVCMOS driver or one side of a differential driver). The peak swing at OSC\_IN should be limited to 1.5 V. The OSC\_OUT pin, in this case can be floating. The SEL1, SEL0 should be 2'b10. The maximum voltage at OSC\_IN should not exceed 1.5 V and minimum voltage should not go below -0.3 V. The slew rate at OSC\_IN should be greater than 0.2 V/ns.

For 3.3 V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure 12 shows an example of the interface diagram for a high speed 3.3 V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, RT1 and RT2 in parallel should equal the transmission line impedance. For most 50 Ω applications, RT1 and RT2 can be 100 Ω.

$$Z_o = R_o + R_s = 50 \text{ Ohm}$$

$$\frac{R_{T1} * R_{T2}}{R_{T1} + R_{T2}} = 50 \text{ Ohm}$$

$$\frac{VCC * R_{T2}}{R_{T1} + R_{T2}} = \frac{VCC}{2}$$

For both the AC coupled configurations, the maximum peak to peak swing before the ac coupling capacitor is 1.65 V. The maximum DC bias voltage of OSC\_IN is 0.675 V. Therefore the maximum swing at the OSC\_IN pin is given by the equation given below.

$$V_{swing,pk,XTAL\_IN} = 0.675 + 0.5 * 1.65 = 1.5V$$




Figure 12 Single ended LVCMOS input – configuration 1, AC coupling to crystal input

Figure 13 shows a second input clock configuration where  $R_{T1}$ ,  $R_{T2}$  are removed and replaced with a 50  $\Omega$  termination resistor  $R_T$  to ground. A 0.1  $\mu\text{F}$  is in series with the CMOS driver to prevent any DC leakage current.




Figure 13 Single ended LVCMOS input – configuration 2, AC coupling to crystal input

#### 4.2.4 Driving OSC\_IN with LVCMOS Driver (DC coupled)

The crystal input OSC\_IN can be overdriven with single ended clock as shown in Figure 14, in DC couple mode. The peak swing at OSC\_IN should be limited to 1.5 V (voltage at the crystal input pin). The OSC\_OUT pin, in this case can be floating. The SEL1, SEL0 should be 2'b11. If the LVCMOS driver is on higher supply, say 3.3 V, use a resistor divider on the PCB to scale down the peak output voltage to 1.5 V.




Figure 14 Single ended LVCMOS input, DC coupling to crystal input

### 4.2.5 LVDS (DC coupled)

Terminate with a differential 100 Ω as close to the receiver as possible. This is shown in Figure 15.




Figure 15 Termination scheme for DC coupled LVDS

### 4.2.6 HCSL (DC coupled)

Termination resistor is 50 Ω to ground, close to the output driver. A series resistance  $R_s$  is sometimes used to limit the overshoot during fast transients. The termination scheme is shown in Figure 16.





Figure 16 Termination scheme for DC coupled HCSL

### 4.2.7 LVPECL (DC coupled)

For DC couple operation, the 50 Ω termination resistors are placed close to the receiver. The termination resistors are biased with a voltage source  $V_{TT}$ .


$$V_{TT} = V_{DDO} - 2V.$$

This termination scheme is shown in Figure 17, the user can also implement a Thevenin equivalent of  $V_{TT}$  using a resistor divider. This scheme and the values of the resistors in the resistor divider are given in Figure 18



VCCO	RPU	RPD	VTT
3.3 V	120 Ω	82 Ω	~1.3 V
2.5 V	250 Ω	62.5 Ω	0.5 V

Figure 17 Termination scheme for DC coupled LVPECL



VCCO	RPU	RPD	VTT
3.3 V	120 Ω	82 Ω	~1.3 V
2.5 V	250 Ω	62.5 Ω	0.5 V

Figure 18 Termination scheme for DC coupled LVPECL, Thevenin equivalent

The design equations for the LVPECL Thevenin equivalent termination are given below.

$$\frac{R_{PD} * R_{PU}}{R_{PD} + R_{PU}} = 50\Omega$$

$$\frac{R_{PD} * V_{CCO}}{R_{PD} + R_{PU}} = V_{CCO} - 2V$$

#### 4.2.8 SSTL (DC coupled)

The SSTL input clock configuration is shown in Figure 19. The transmission line impedance is 60 Ω in the application example given. Therefore we use two 120 Ω resistors from V<sub>CCO</sub> to ground for biasing the clock input pins. The effective termination impedance in this case is 60 Ω.




Figure 19 Example of input clock termination for SSTL clock.

#### 4.2.9 LVDS (AC coupled)

The load termination resistor should be placed before the AC coupling capacitors. The load termination resistor and the AC coupling capacitors should be placed close to the receiver. The termination scheme is shown in Figure 20.





Figure 20 Termination scheme for AC coupled LVDS

#### 4.2.10 LVPECL (AC coupled)

The LVPECL should have a DC path to ground. So, the user must place a resistance R<sub>T</sub>, close to the output driver. The LVPECL AC coupling and Thevenin equivalent V<sub>TT</sub> termination scheme is shown in Figure 21.



**Figure 21 Termination scheme for AC coupled LVPECL, Thevenin Equivalent**

The pull up resistance  $R_{PU}$  and pull down resistance  $R_{PD}$  sets the input common mode voltage for AU5426. The value of the input common mode voltage can be estimated by the equation given below

$$V_{ICM} = \frac{V_{CC} * R_{PD}}{R_{PU} + R_{PD}} = \frac{3.3 * 120}{120 + 82} = 1.961V$$

The differential input common mode specification of AU5426 (from data sheet) is  $V_{CC} - 1.1 = 2.2 V$ , therefore the input common mode set by LVPECL AC coupled termination meets the AU5426 input common mode specification.

The LVPECL driver chip has resistance  $R_T$  providing DC path for the output driver current in the LVPECL driver.

The effective load impedance at the input side of AU5426 (receiver side) is formed by parallel combination of  $R_{PU}$ ,  $R_{PD}$ .

The effective termination resistor value is given by the equation below

$$R_{termination} = \frac{R_{PU} * R_{PD}}{R_{PU} + R_{PD}} = \frac{120 * 82}{120 + 82} = 48.7 \Omega$$

### 4.3 Termination of Output Driver of AU5426 for Various Load Configurations

#### 4.3.1 AU5426 REF<sub>OUT</sub> Termination for AC Coupled mode

AC coupling of AU5426 LVCMOS output driver is shown in Figure 22. We use single termination resistor of  $50 \Omega$  to ground. A  $0.1 \mu F$  AC coupling capacitor is connected in series with the LVCMOS clock source to prevent DC leakage current. The receiver side is terminated with a single  $50 \Omega$  resistance to ground. The clock signal is then AC coupled to the receiver, in this example. C1 is a bypass capacitor that is used to suppress noise on the inverting differential input of the receiver.

$$Z_o = R_o + R_s = 50 \text{ Ohm}$$




Figure 22 AC coupling of LVCMOS clock with single 50 Ω resistor termination to ground

### 4.3.2 AU5426 REF<sub>OUT</sub> Termination for DC Coupled mode

Figure 23 shows how AU5426 LVCMOS output drive can be terminated to send clock signals in DC coupled mode. The reference voltage  $V1 = V_{CC}/2$  is generated by the bias resistors  $R_{S1}$  and  $R_{S2}$ . The bypass capacitor ( $C1$ ) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of  $R_{S1}$  and  $R_{S2}$  might need to be adjusted to position the bias voltage  $V2$  in the center of the input voltage swing.

$$Z_o = R_o + R_s = 50 \text{ Ohm}$$

$$\frac{V_{CC} * R_{S2}}{R_{S1} + R_{S2}} = \frac{V_{CC}}{2}, \text{ Typical value of } R_{S1} = R_{S2} = 1K\Omega$$

$$\frac{R_{T1} * R_{T2}}{R_{T1} + R_{T2}} = 50 \text{ Ohm}, \text{ Typical value of } R_{T1} = R_{T2} = 100\Omega$$

$$\frac{V_{CC} * R_{T2}}{R_{T1} + R_{T2}} = \frac{V_{CC}}{2}$$




Figure 23 DC coupling of LVCMOS output clock termination – configuration 1

For example, if the AU5426 supply is 2.5 V then the DC offset (or swing center) of this signal is 1.25 V, the  $R_{S1}$  and  $R_{S2}$  values should be adjusted to set the  $V2$  at 1.25 V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage.

This configuration requires that the sum of the output impedance of the driver ( $R_o$ ) and the series resistance ( $R_s$ ) equals the transmission line impedance. In addition, matched termination at the input will attenuate the

signal in half. This can be done in one of two ways. First,  $R_{T1}$  and  $R_{T2}$  in parallel should equal the transmission line impedance. For most 50  $\Omega$  applications,  $R_{T1}$  and  $R_{T2}$  can be 100  $\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver.

Figure 24 shows a second input clock configuration where  $R_{T1}$ ,  $R_{T2}$  are removed and replaced with a 50  $\Omega$  termination resistor  $R_T$  to ground. There will be DC leakage current from AU5426, for the output termination shown in Figure 24. The user can use series RC termination to overcome this limitation. The design equations for the input clock configuration shown in Figure 24 is given below




Figure 24 DC coupled LVCMOS output clock configuration – configuration 2

The AU5426 LVCMOS output driver termination with series RC termination near the buffer is shown in Figure 25. There is a single termination resistor  $R_T$  which is connected to ground through a capacitor  $C_{AC}$ . The value of series capacitor is given by a formula.

$$C_{AC} \geq \frac{3T_D}{50\Omega}, T_D \text{ is the transmission line delay}$$

Typical value for  $C_{AC}$  is 60 pF, assuming delay of  $T_D = 200$  ps/inch and 5 inch input clock route length.




Figure 25 DC coupled LVCMOS output clock with series RC termination – configuration 3

The typical value of  $R_{S1}$  and  $R_{S2}$  in this case is 1K  $\Omega$  and that of  $C_{AC}$  is 60 pF.



### 4.3.3 CMOS (Capacitive load)

The capacitive load can be driven as shown in Figure 26. For AU5426 LVCMOS driver the  $R_0$  is very close to  $50\ \Omega$  by design. Therefore  $R_S = 0\ \Omega$  is recommended.




Figure 26 Typical application load

## 4.4 Termination of Output Drivers (DC coupled)

### 4.4.1 LVDS DC Coupled Output Termination

Terminate with a differential  $100\ \Omega$  as close to the receiver as possible. This is shown in Figure 27.




Figure 27 Termination scheme for DC coupled LVDS

### 4.4.2 HCSL DC Coupled Output Termination

Termination resistor is 50 Ω to ground, close to the output driver. A series resistance  $R_s$  is sometimes used to limit the overshoot during fast transients. The termination scheme is shown in Figure 28.





Figure 28 Termination scheme for DC coupled HCSL

### 4.4.3 LVPECL DC Coupled Output Termination

For DC couple operation, the 50 Ω termination resistors are placed close to the receiver. The termination resistors are biased with a voltage source  $V_{TT}$ . Typically,  $V_{TT} = V_{CC0} - 2V$ . This termination scheme is shown in Figure 29




VCC0	RPU	RPD	VTT
3.3 V	120 Ω	82 Ω	~1.3 V
2.5 V	250 Ω	62.5 Ω	0.5 V

Figure 29 Termination scheme for DC coupled LVPECL

Alternatively, the user can also implement a Thevenin equivalent of VTT using a resistor divider. This scheme and the values of the resistors in the resistor divider are given in [Figure 30](#)

$$\frac{R_{PD} * R_{PU}}{R_{PD} + R_{PU}} = 50\Omega$$

$$\frac{R_{PD} * V_{DDO}}{R_{PD} + R_{PU}} = V_{CCO} - 2V$$



VCCO	RPU	RPD	VTT
3.3 V	120 Ω	82 Ω	~1.3 V
2.5 V	250 Ω	62.5 Ω	0.5 V

Figure 30 Termination scheme for DC coupled LVPECL, Thevenin equivalent

## 4.5 Termination of Output Drivers (AC coupled)

### 4.5.1 LVDS AC Coupled Output Termination

The load termination resistor should be placed before the AC coupling capacitors. The load termination resistor and the AC coupling capacitors should be placed close to the receiver. The termination scheme is shown in [Figure 31](#). First figure shows AU5426 output driver configured in LVDS mode. The receiver in this case is shown as LVDS receiver. The second figure shows AU5426 output driver configured in LVDS mode and the receiver in this case is shown as CML receiver. As long as the LVDS swing is okay with the receiver the AC coupled output termination is same.




Figure 31 Termination scheme for AC coupled LVDS, driving LVDS receiver and CML receiver

### 4.5.2 LVPECL AC Coupled Output Termination

The LVPECL should have a DC path to ground. So the user must place a resistance  $R_T$ , close to the output driver. The LVPECL AC coupling and Thevenin equivalent  $V_{TT}$  termination scheme is shown in Figure 32. AU5426 swing reduces by about 20% as the effective load resistor is now the parallel combination of  $R_T$  at the driver side and  $50\ \Omega$  at the receiver side.




Figure 32 Termination scheme for AC coupled LVPECL, Thevenin Equivalent

The pull up resistance  $R_{PU}$  and pull down resistance  $R_{PD}$  sets the input common mode voltage for LVPECL receiver.

The value of the input common mode voltage can be estimated by the equation given below


$$V_{ICM} = \frac{VCC * R_{PD}}{R_{PU} + R_{PD}} = \frac{3.3 * 120}{120 + 82} = 1.961V$$

The LVPECL driver of AU5426 has resistance  $R_T$  providing DC path for the output driver current in the LVPECL driver. The effective load impedance at the receiver side is formed by parallel combination of  $R_{PU}$ ,  $R_{PD}$ . The effective termination resistor value is given by the equation below

$$R_{termination} = \frac{R_{PU} * R_{PD}}{R_{PU} + R_{PD}} = \frac{120 * 82}{120 + 82} = 48.7\Omega$$


### 4.5.3 Termination of Output Drivers in LVPECL Mode, Single Ended, DC coupled

Single ended LVPECL operation is possible. The user can use a balun to convert differential output to single ended output. It is also possible to use the LVPECL driver as one or two separate 700 mV - PP signal. The unused output need to be terminated close to the output driver. These termination schemes are shown in [Figure 33](#) and [Figure 34](#)



VCC0	RPU	RPD	VTT
3.3 V	120 Ω	82 Ω	~1.3 V
2.5 V	250 Ω	62.5 Ω	0.5 V

Figure 33 Termination scheme for DC coupled LVPECL, single ended



VCCO	RPU	RPD	VTT
3.3 V	120 Ω	82 Ω	~1.3 V
2.5 V	250 Ω	62.5 Ω	0.5 V

Figure 34 Termination scheme for DC coupled LVPECL, single ended, Thevenin equivalent

#### 4.5.4 Termination of Output Drivers in LVPECL Mode, Single Ended, AC coupled

LVPECL output driver needs a DC path to ground from its output. Therefore 160 Ω (if  $V_{CC} = 3.3$  V) resistor to ground is connected from the output of the LVPECL driver to ground. If  $V_{CC} = 2.5$  V, the DC path resistance should be 91 Ω. The 50 Ω load termination resistor must be placed close to input receiver and biased to a suitable voltage.




Figure 35 Termination scheme for AC coupled LVPECL, single ended

#### 4.5.5 Termination of Output Drivers in AC coupled HCSL mode

Termination resistor is 50 Ω to ground, close to the output driver. A series resistance  $R_s$  is sometimes used to limit the overshoot during fast transients. AC coupling capacitor of 0.1 uF is used to couple the output HCSL signal in to the receiver. The same termination can be used for CML receiver.




Figure 36 Output driver termination in HCSL AC coupled mode

## 5 Hot Swap Recommendations

### 5.1 Introduction

Hot-swap is a term used to refer to the insertion and removal of a daughter card from a backplane without powering down the system power. With today's high speed data and redundancy requirements, many systems are required to run continuously without being powered down. If special considerations are not taken, the device can be damaged.

### 5.2 Typical Differential Input Clock

For example, Figure 37 shows a typical LVPECL driver and differential input. If the power of the driver ( $V_{CCO}$ ) is turned on before the input supply ( $V_{CCI}$ ), there is a possibility that the input current could exceed the limit and damage diode D1.




Figure 37 Typical input differential clock

To ensure the input current does not exceed its limit and damage the device, a current limiting resistor can be used. Below are examples of the most common termination topologies using a series current limiting resistor. Though it's not necessary, but if board space allows, some of the examples have an optional 100pf capacitor which assists with the integrity of the rise time. It is also recommended that the current limiting resistor be as close to the receiver as possible.



### 5.3 Input Clock Termination with Hot Swap Protection

#### 5.3.1 LVPECL Termination Example




Figure 38 LVPECL termination with hot swap protection




Figure 39 LVPECL termination with hot swap protection

#### 5.3.2 LVDS Input Clock Termination Example




Figure 40 LVDS termination with hot swap protection

### 5.3.3 HCSL Input Clock Termination Example




Figure 41 HCSL termination with hot swap protection

### 5.3.4 LVCMOS Input Clock Termination with Hot Swap Protection




Figure 42 LVCMOS input clock termination with hot swap protection

### 5.4 LVCMOS Output Clock Termination with Hot Swap Protection




Figure 43 Different types of LVCMOS output clock termination with hot swap protection

## 6 Parameter Measurement Information

### 6.1 Differential Input Level

The parameter definitions related to differential input level is shown in Figure 44.




Figure 44 Parameters related to differential input level

### 6.2 Differential Output Level

The parameter definitions related to differential output level is shown in Figure 45




Figure 45 Parameters related to differential output clock levels

### 6.3 Skew and Input to Output Delay

The parameter definitions related to propagation delay and skew are shown in Figure 46




Figure 46 Parameter definitions of propagation delay and skew

### 6.4 Rise and Fall Times

The parameter definitions related to propagation rise and fall times are shown in Figure 47.




Figure 47 Parameter definitions related to rise and fall times

### 6.5 Isolation

Isolation is a measure of the coupling of clock toggling in unselected input clock path on the output clock. Let us say that CLOCK0 path is selected and there the clock frequency is 156.5 MHz at 0 dBm power. If a clock is toggling in CLOCK1 path at 156 MHz at 0 dBm, then there may be a tone at an offset of 0.5 MHz from the carrier, in the output clock. The power of this tone with respect to the carrier is called isolation.




Figure 48 Parameter definition of isolation

### 6.6 Operation in Multiple VCCO Supply Domains

The VCCOA pins, 2 and 5 on the left side are shorted internally. These pins along with ODR CLK<sub>OUT</sub>A0 to CLK<sub>OUT</sub>A1 belong to a single supply domain. The VCCOB pins, 20 and 23 on the right side are shorted internally. These pins along with ODR CLK<sub>OUT</sub>B0 to CLK<sub>OUT</sub>B1 belong to a single supply domain. These two supply domains are totally independent of each other. Pin 2 and 5 can be connected to say 3.3 V while pin 20 and 23 can be connected to 2.5 V. In this example, CLK<sub>OUT</sub>A0 to CLK<sub>OUT</sub>A1 will be 3.3 V output driver. CLK<sub>OUT</sub>B0 to CLK<sub>OUT</sub>B1 will be 2.5 V output driver.





Figure 49: Multi Supply operation of AU5426

## 7 Package Information



**Figure 50 AU5426 32 Pin 5mm x 5mm Package Dimensions**

**Notes:**

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only.
- This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



## 8 Ordering Information

Table 23 Ordering Information for AU5426

Ordering Part Number (OPN)	Marking	Package	Shipping Packaging	Temp Range
AU5426A-QMR <sup>(1)</sup>	AU5426A	32 WQFN 5mm x 5mm	Tape and Reel	-40 °C to 85 °C
AU5426A-EVB	—	—	Evaluation Board	—

Notes:

1. Add an R at the end of the OPN to denote tape and reel ordering option.

## 9 Revision History

Table 23 Revision History of AU5426

Revision	Date	Description	Author
0.1	27 <sup>th</sup> September 2021	AU5426 Datasheet	Aurasemi
0.2	19 <sup>th</sup> May 2022	1.Added the support for 1.8V $V_{CCOA}$ , $V_{CCOB}$ power supply for HCSL driver. 2.Added Table 17 for Filtered Phase Jitter Parameters PCIe Common Clocked (CC) Architecture	Aurasemi

---

## IMPORTANT NOTICE AND DISCLAIMER

AURASEMI PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Aurasemi products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Aurasemi grants you permission to use these resources only for development of an application that uses Aurasemi products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Aurasemi intellectual property or to any third-party intellectual property. Aurasemi disclaims responsibility for, and you will fully indemnify Aurasemi and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Aurasemi products are provided only subject to Aurasemi Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Aurasemi resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

### Contact Information

For more information visit [www.aurasemi.com](http://www.aurasemi.com)

For sales related information please send an email to [sales@aurasemi.com](mailto:sales@aurasemi.com)

### Trademarks

Aurasemi and Aurasemi Logo are trademarks of Ningbo Aura Semiconductor Private Limited. All referenced brands, product names, service names and trademarks are the property of their respective owners.